

Touch A/D Flash MCU with LED Driver

BS86C12CA

Revision: V1.121 Date: June 04, 2024

www.holtek.com



Table of Contents

Features	7
CPU Features	7
Peripheral Features	7
Development Tools	8
General Description	8
Block Diagram	9
Pin Assignment	9
Pin Descriptions	10
Absolute Maximum Ratings	14
D.C. Electrical Characteristics	14
Operating Voltage Characteristics	14
Operating Current Characteristics	15
Standby Current Characteristics	15
A.C. Characteristics	16
High Speed Internal Oscillator – HIRC – Frequency Accuracy	16
Internal Low Speed Oscillator Characteristics – LIRC	17
External Low Speed Crystal Oscillator Characteristics – LXT	
Operating Frequency Characteristic Curves	17
System Start Up Time Characteristics	18
Input/Output Characteristics	18
Memory Characteristics	20
LVR/LVD Electrical Characteristics	20
A/D Converter Electrical Characteristics	21
Internal Reference Voltage Electrical Characteristics	23
I ² C Electrical Characteristics	23
Power-on Reset Characteristics	24
System Architecture	24
Clocking and Pipelining	24
Program Counter	25
Stack	27
Arithmetic and Logic Unit – ALU	28
Flash Program Memory	29
Structure	29
Special Vectors	29
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	
In Application Programming – IAP	32



Data Memory	
Structure	
Data Memory Addressing	49
General Purpose Data Memory	49
Special Purpose Data Memory	49
Special Function Register Description	51
Indirect Addressing Registers – IAR0, IAR1, IAR2	51
Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H	51
Accumulator – ACC	52
Program Counter Low Byte Register – PCL	53
Look-up Table Registers – TBLP, TBHP, TBLH	53
Status Register – STATUS	53
Option Memory Mapping Register – ORMC	54
EEPROM Data Memory	55
EEPROM Data Memory Structure	55
EEPROM Registers	55
Read Operation from the EEPROM	57
Page Erase Operation to the EEPROM	
Write Operation to the EEPROM	59
Write Protection	60
EEPROM Interrupt	
Programming Considerations	60
Oscillators	64
Oscillator Overview	
	64
Oscillator Overview	64 64
Oscillator Overview System Clock Configurations	64 64 65
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT	64 64 65 65 67
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source	
Oscillator Overview	
Oscillator Overview	
Oscillator Overview System Clock Configurations Internal High Speed RC Oscillator – HIRC External 32.768 kHz Crystal Oscillator – LXT Operating Modes and System Clocks System Clocks System Operation Modes Control Registers Operating Mode Switching Standby Current Considerations Wake-up Watchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation Reset and Initialisation	
Oscillator Overview	
Oscillator Overview	64 64 65 65 67 67 67 68 69 71 74 74 75 76 76 76 76 76 76 77 78 82 82 86



	I/O Port Control Registers	88
	I/O Port Source Current Selection	88
	I/O Port Sink Current Selection	90
	Pin-shared Function	92
	I/O Pin Structures	97
	READ PORT Function	97
	Programming Considerations	99
Tir	ner Modules – TM	99
	Introduction	99
	TM Operation	100
	TM Clock Source	100
	TM Interrupts	100
	TM External Pins	100
	Programming Considerations	101
Со	mpact Type TM – CTM	. 103
	Compact Type TM Operation	103
	Compact Type TM Register Description	103
	Compact Type TM Operating Modes	107
Ре	riodic Type TM – PTM	. 113
	Periodic Type TM Operation	113
	Periodic Type TM Register Description	113
	Periodic Type TM Operation Modes	118
An	alog to Digital Converter	. 127
An	A/D Converter Overview	
An		127
An	A/D Converter Overview	127 128
An	A/D Converter Overview A/D Converter Register Description	127 128 131
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage	127 128 131 131
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals	127 128 131 131 132
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Conversion Operation	127 128 131 131 132 133
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram	127 128 131 131 132 133 134
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps	127 128 131 131 132 133 134 135
An	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps Programming Considerations	127 128 131 131 132 133 134 135
	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps Programming Considerations A/D Transfer Function	127 128 131 131 132 133 134 135 135 136
	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps Programming Considerations A/D Transfer Function A/D Programming Examples	127 128 131 131 132 133 134 135 136 138
	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps Programming Considerations A/D Transfer Function A/D Programming Examples uch Key Function	127 128 131 131 132 133 134 135 135 136 138
	A/D Converter Overview	127 128 131 131 132 133 134 135 135 136 138 138
	A/D Converter Overview	127 128 131 131 132 133 134 135 135 136 138 138 138 142
	A/D Converter Overview	127 128 131 131 132 133 133 135 135 136 138 138 142 144
То	A/D Converter Overview	127 128 131 131 132 133 134 135 135 136 138 138 138 144 144
То	A/D Converter Overview	127 128 131 131 132 133 134 135 135 136 138 138 138 138 142 144 144
То	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage A/D Converter Input Signals. A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps. Programming Considerations. A/D Transfer Function A/D Programming Examples. uch Key Function Touch Key Structure Touch Key Operation Touch Key Interrupt Programming Considerations.	127 128 131 131 132 133 133 135 135 136 138 138 138 144 144 144
То	A/D Converter Overview A/D Converter Register Description A/D Converter Reference Voltage. A/D Converter Input Signals. A/D Conversion Operation Conversion Rate and Timing Diagram Summary of A/D Conversion Steps. Programming Considerations. A/D Transfer Function A/D Programming Examples. uch Key Function Touch Key Structure. Touch Key Operation. Touch Key Interrupt Programming Considerations. Interface I²C Interface Operation.	127 128 131 131 132 133 134 135 135 136 138 138 138 138 142 144 144 144



I ² C Slave Address	
I ² C Bus Read/Write Signal	
I ² C Bus Slave Address Acknowledge Signal	150
I ² C Bus Data and Acknowledge Signal	150
I ² C Time-out Control	152
UART Interface	
UART External Pins	154
UART Single Wire Mode	154
UART Data Transfer Scheme	155
UART Status and Control Registers	155
Baud Rate Generator	
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	
UART Power Down and Wake-up	
Cyclic Redundancy Check – CRC	171
CRC Registers	171
CRC Operation	
Low Voltage Detector – LVD	
LVD Register	
	475
LVD Operation	
LVD Operation	
Interrupts	175 176
Interrupts	175
Interrupts Interrupt Registers Interrupt Operation	
Interrupts Interrupt Registers Interrupt Operation External Interrupt	
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt	175 176 181 181 182 182
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts	175 176 176 181 181 182 182 182 183
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt	175 176 181 181 181 182 182 182 183 183
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt	175 176 181 181 182 182 182 183 183 183 184
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupt I ² C Interrupt EEPROM Interrupt UART Interrupt	175 176 176 181 181 182 182 182 183 183 183 184 184
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt	175 176 176 181 181 182 182 182 183 183 183 184 184 184
Interrupts Interrupt Registers. Interrupt Operation External Interrupt. Touch Key Module Interrupt Time Base Interrupts. I ² C Interrupt. EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt	175 176 181 181 181 182 182 182 183 183 183 184 184 184 184
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts	175 176 176 181 181 182 182 182 183 183 183 184 184 184 184 184
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts TM Interrupts Interrupt Wake-up Function Programming Considerations	175 176 176 181 181 182 182 182 182 183 183 183 184 184 184 184 184 185 185 185
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts TM Interrupts Interrupt Wake-up Function	175 176 176 181 181 182 182 182 182 183 183 183 184 184 184 184 184 185 185 185
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts TM Interrupts Interrupt Wake-up Function Programming Considerations	175 176 176 181 181 182 182 182 183 183 183 184 184 184 184 184 185 185 185 185 185 185
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts TM Interrupts Interrupt Wake-up Function Programming Considerations Configuration Options Application Circuits	175 176 181 181 182 182 182 183 183 183 183 184 184 184 184 184 185 185 185 185 185 185
Interrupts Interrupt Registers. Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts. I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts. TM Interrupts. Interrupt Wake-up Function. Programming Considerations. Configuration Options. Application Circuits.	175 176 181 181 182 182 182 183 183 183 183 184 184 184 184 184 185 185 185 185 185 185 185
Interrupts Interrupt Registers Interrupt Operation External Interrupt Touch Key Module Interrupt Time Base Interrupts I ² C Interrupt EEPROM Interrupt UART Interrupt LVD Interrupt A/D Converter Interrupt Multi-function Interrupts TM Interrupts Interrupt Wake-up Function. Programming Considerations Configuration Options Application Circuits	175 176 181 181 182 182 182 183 183 183 183 184 184 184 184 184 185 185 185 185 185 185 185



Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	
Instruction Set Summary	
Table Conventions	
Extended Instruction Set	
Instruction Definition	
Extended Instruction Definition	
Package Information	
24-pin SOP (300mil) Outline Dimensions	
24-pin SSOP (150mil) Outline Dimensions	
28-pin SOP (300mil) Outline Dimensions	
28-pin SSOP (150mil) Outline Dimensions	



Features

CPU Features

- Operating Voltage
 - f_{SYS=}8MHz: 1.8V~5.5V
 - f_{SYS=}12MHz: 2.7V~5.5V
 - ◆ f_{SYS=}16MHz: 3.3V~5.5V
- Up to 0.25 μs instruction cycle with 16MHz system clock at $V_{\text{DD}}{=}5V$
- · Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal High Speed 8/12/16MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
 - External Low Speed 32.768kHz Crystal LXT
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- Table read instructions
- 115 powerful instructions
- 6-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 4K×16
- Data Memory: 512×8
- True EEPROM Memory: 512×8
- 12 touch key functions fully integrated without requiring external components
- Watchdog Timer function
- In Application Programming IAP
- Up to 26 bidirectional I/O lines
- · Programmable I/O port source current and sink current for LED driving applications
- Single external interrupt line shared with I/O pin
- Five Timer Modules for time measurement, input capture, compare match output, PWM output or single pulse output function
- Dual Time-Base functions for generation of fixed time interrupt signals
- + 8 external channel 12-bit resolution A/D converter with internal reference voltage V_R
- I²C interface
- Fully-duplex / Half-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- Integrated 16-bit Cyclic Redundancy Check function CRC
- Low voltage reset function
- Low voltage detect function
- Package types: 24-pin SOP/SSOP, 28-pin SOP/SSOP



Development Tools

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:

https://www.holtek.com/page/detail/dev_plat/Touch_Workshop

General Description

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with fully integrated Touch Key functions. With all touch key functions provided internally, completely eliminating the need for external components, the device has all the features to offer designers a reliable and easy means of implementing touch keys within their products applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc. By using the In Application Programming technology, users have a convenient means to directly store their measured data in the Flash Program Memory as well as having the ability to easily update their application programs.

Analog feature includes a multi-channel 12-bit A/D converter. With regard to internal timers, the device includes multiple and extremely flexible Timer Modules providing functions for timing, pulse generation and PWM output operations. Communication with the outside world is catered for by including fully integrated I²C and UART interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.


A full choice of external low, internal high and low oscillators is provided including two fully integrated system oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

This device contains programmable I/O port source current and sink current function which is used to implement LED driving function. The inclusion of flexible I/O programming features, Time Base functions and many other features further enhance device functionality and flexibility.


The touch key device will find excellent use in a huge range of modern Touch Key product applications such as sensor signal processing, home appliance, health care product, industrial control, consumer products, subsystem controllers to name but a few.




Block Diagram



Pin Assignment







- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the BS86CV12CA device which is the OCDS EV chip of the BS86C12CA.
 - 3. For less pin-count package type there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Pin Descriptions

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OPT	I/T	O/T	Description
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	CTP0B	PAS0		CMOS	CTM0 inverted output
PA0/CTP0B/CTP1/	CTP1	PAS0		CMOS	CTM1 output
CTP3B/CTCK3/ICPDA/ OCDSDA	CTP3B	PAS0	_	CMOS	CTM3 inverted output
OCDSDA	СТСКЗ	PAS0 IFS1	ST	_	CTM3 clock input
	ICPDA	—	ST	CMOS	ICP data/address pin
	OCDSDA	—	ST	CMOS	OCDS data/address pin, for EV chip only
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA1/SCL/RX/TX/XT1	SCL	PAS0 IFS0	ST	NMOS	I ² C clock line
	RX/TX	PAS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input / output in single wire mode communication
	XT1	PAS0	AN	_	LXT oscillator pin



Pin Name	Function	OPT	I/T	O/T	Description
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull- high and wake-up
	PTPB	PAS0	_	CMOS	PTM inverted output
PA2/PTPB/CTP1B/	CTP1B	PAS0	_	CMOS	CTM1 inverted output
CTP2/CTCK2/ICPCK/ OCDSCK	CTP2	PAS0		CMOS	CTM2 output
	CTCK2	PAS0 IFS1	ST		CTM2 clock input
	ICPCK		ST	—	ICP clock pin
	OCDSCK	—	ST	—	OCDS clock pin, for EV chip only
	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA3/SDA/TX/XT2	SDA	PAS0 IFS0	ST	NMOS	I ² C data line
	TX	PAS0	_	CMOS	UART serial data output
	XT2	PAS0	_	AN	LXT oscillator pin
	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	PTPI	PAS1		CMOS	PTM capture input
	CTP0	PAS1	_	CMOS	CTM0 output
PA4/PTPI/CTP0/INT/ CTP2B/CTCK1/PTP	INT	PAS1 IFS1 INTEG INTC0	ST	_	External interrupt
	CTP2B	PAS1		CMOS	CTM2 inverted output
	CTCK1	PAS1 IFS0	ST	_	CTM1 clock input
	PTP	PAS1	_	CMOS	PTM output
	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
/	PTCK	PAS1	ST	—	PTM clock input or capture input
PA5/PTCK/CTCK0/ CTP0B/CTP3/PTPB	СТСК0	PAS1 IFS0	ST	_	CTM0 clock input
	CTP0B	PAS1	_	CMOS	CTM0 inverted output
	CTP3	PAS1			CTM3 output
	PTPB	PAS1	_	CMOS	PTM inverted output
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	SCL	PAS1 IFS0	ST	NMOS	I ² C clock line
PA6/SCL/RX/TX/CTCK2/ KEY11	RX/TX	PAS1 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input / output in single wire mode communication
	CTCK2	PAS1 IFS1	ST	_	CTM2 clock input
	KEY11	PAS1	AN		Touch key input 11



Pin Name	Function	OPT	I/T	O/T	Description
	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA7/SDA/TX/CTCK3/	SDA	PAS1 IFS0	ST	NMOS	I²C data line
KEY12	TX	PAS1		CMOS	UART serial data output
	СТСК3	PAS1 IFS1	ST	_	CTM3 clock input
	KEY12	PAS1	AN		Touch key input 12
PB0/KEY1~PB3/KEY4	PB0~PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
FBU/KETT~FB3/KET4	KEY1~ KEY4	PBS0	AN	_	Touch key input 1~4
	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB4/CTP3/CTP0B/KEY5	CTP3	PBS1		CMOS	CTM3 output
	CTP0B	PBS1		CMOS	CTM0 inverted output
	KEY5	PBS1	AN	—	Touch key input 5
	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB5/CTP2/CTP1B/KEY6	CTP2	PBS1	—	CMOS	CTM2 output
	CTP1B	PBS1	_	CMOS	CTM1 inverted output
	KEY6	PBS1	AN	—	Touch key input 6
	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB6/CTP1/CTP2B/KEY7	CTP1	PBS1	_	CMOS	CTM1 output
	CTP2B	PBS1		CMOS	CTM2 inverted output
	KEY7	PBS1	AN	—	Touch key input 7
	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PB7/CTP0/CTP3B/KEY8	CTP0	PBS1		CMOS	CTM0 output
	CTP3B	PBS1	—	CMOS	CTM3 inverted output
	KEY8	PBS1	AN	—	Touch key input 8
	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PC0/CTCK0/CTP1/	CTCK0	PCS0 IFS0	ST	_	CTM0 clock input
CTP3/KEY9	CTP1	PCS0		CMOS	CTM1 output
	CTP3	PCS0	—	CMOS	CTM3 output
	KEY9	PCS0	AN	_	Touch key input 9
	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP0	PCS0		CMOS	CTM0 output
PC1/CTP0/CTP2/ CTCK1/KEY10	CTP2	PCS0	_	CMOS	CTM2 output
	CTCK1	PCS0 IFS0	ST	_	CTM1 clock input
	KEY10	PCS0	AN		Touch key input 10



Pin Name	Function	OPT	I/T	O/T	Description
	PD0	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	AN0	PDS0	AN		A/D Converter external input channel 0
PD0/AN0/SCL/RX/TX	SCL	PDS0 IFS0	ST	NMOS	I ² C clock line
	RX/TX	PDS0 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input / output in single wire mode communication
	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD1/AN1/SDA/TX	AN1	PDS0	AN		A/D Converter external input channel 1
FD I/AN I/SDA/TX	SDA	PDS0 IFS0	ST	NMOS	I ² C data line
	ТХ	PDS0	_	CMOS	UART serial data output
	PD2	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD2/AN2/CTP0/CTP1B	AN2	PDS0	AN		A/D Converter external input channel 2
	CTP0	PDS0		CMOS	CTM0 output
	CTP1B	PDS0	—	CMOS	CTM1 inverted output
	PD3	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PD3/AN3/CTP1/CTP3B	AN3	PDS0	AN		A/D Converter external input channel 3
	CTP1	PDS0	_	CMOS	CTM1 output
	CTP3B	PDS0		CMOS	CTM3 inverted output
	PD4	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PD4/AN4/VREF/CTP3	AN4	PDS1	AN	—	A/D Converter external input channel 4
	VREF	PDS1	AN	—	A/D Converter external reference voltage input
	CTP3	PDS1	_	CMOS	CTM3 output
	PD5	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	PTP	PDS1	—	CMOS	PTM output
PD5/PTP/AN5/INT/	AN5	PDS1	AN		A/D Converter external input channel 5
VREFI	INT	PDS1 IFS1 INTEG INTC0	ST	_	External interrupt
	VREFI	PDS1	AN		A/D Converter PGA input
	PD6	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	SCL	PDS1 IFS0	ST	NMOS	I ² C clock line
PD6/SCL/RX/TX/AN6	RX/TX	PDS1 IFS0	ST	CMOS	UART serial data input in full-duplex communication or UART serial data input / output in single wire mode communication
	AN6	PDS1	AN		A/D Converter external input channel 6
	PD7	PDPU PDS1	ST	CMOS	General purpose I/O. Register enabled pull-high
PD7/SDA/TX/AN7	SDA	PDS1 IFS0	ST	NMOS	I ² C data line
	ТХ	PDS1	_	CMOS	UART serial data output
	AN7	PDS1	AN	_	A/D Converter external input channel 7



Pin Name	Function	OPT	I/T	O/T	Description
VDD	VDD	—	PWR	—	Positive power supply
VSS	VSS	_	PWR		Negative power supply, ground

Legend: I/T: Input type; OPT: Optional by register selection;

CMOS: CMOS output;

ST: Schmitt Trigger input;

O/T: Output type; PWR: Power; NMOS: NMOS output; AN: Analog signal.

Absolute Maximum Ratings

Supply Voltage	V_{SS} -0.3V to 6.0V
Input Voltage	$V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature	-60°C to 150°C
Operating Temperature	-40°C to 85°C
IoH Total	-80mA
I _{OL} Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Electrical Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C Symbol Parameter **Test Conditions** Min. Max. Unit Тур. fsys=8MHz 1.8 5.5 _ Operating Voltage - HIRC f_{SYS}=12MHz 2.7 5.5 V Vdd fsys=16MHz 3.3 5.5 Operating Voltage - LXT f_{sys}=32768Hz 5.5 1.8 ____ V Operating Voltage - LIRC fsys=32kHz 1.8 5.5 V _



Ta=-40°C~85°C

Symbol	Operating Meda		Test Conditions	Min.	Тур.	Max.	Unit
	Operating Mode	VDD	Conditions				Unit
		1.8V		_	8	16	
	SLOW Mode – LIRC	3V	f _{sys} =32kHz	_	10	20	μA
		5V		_	30	50	
		1.8V		_	8	16	
	SLOW Mode – LXT	3V	f _{sys} =32768Hz		10	20	μA
		5V		_	30	50	
		1.8V	f _{sys} =8MHz	—	0.6	1.0	mA
IDD		3V		_	0.8	1.2	
	FAST Mode – HIRC	5V			1.6	2.4	
		2.7V	f _{sys} =12MHz	_	1.0	1.4	
		3V			1.2	1.8	mA
		5V			2.4	3.6	
		3.3V		_	1.5	3.0	
		5V	f _{sys} =16MHz		2.5	5.0	mA

Operating Current Characteristics

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital input is setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.

Standby Current Characteristics

Ta=25°C, unless otherwise specified

Cumple al	Ctondby Mada		Test Conditions	Min	True	Mary	Max.	11
Symbol	Standby Mode	VDD	Conditions	Min.	Тур.	Max.	@85°C	Unit
		1.8V		—	1.2	2.4	2.9	
	SLEEP Mode	3V	WDT on	_	1.5	3.0	3.6	μA
		5V		_	3	5	6	
		1.8V		_	2.4	4.0	4.8	
	IDLE0 Mode – LIRC	3V	f _{SUB} on	_	3	5	6	μA
		5V		_	5	10	12	
		1.8V		—	2.4	4.0	4.8	
	IDLE0 Mode – LXT	3V	f _{SUB} on	_	3	5	6	μA
I _{STB}		5V			5	10	12	
		1.8V		_	288	400	480	
		3V	f _{SUB} on, f _{SYS} =8MHz	_	360	500	600	μA
		5V		_	600	800	960	
	IDLE1 Mode – HIRC	2.7V		_	432	600	720	
	IDLET MODE - HIRC	3V	f _{SUB} on, f _{SYS} =12MHz	—	540	750	900	μA
		5V		_	800	1200	1440	
		3.3V	f on f -16MU	_	0.80	1.20	1.44	
		5V	f _{SUB} on, f _{SYS} =16MHz	_	1.4	2.0	2.4	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital input is setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.



- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction executed thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator – HIRC – Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Cumhal	Demonster	Т	est Conditions	Min	True	Max	11
Symbol	Parameter	V _{DD}	Temp.	Min.	Тур.	Max.	Unit
		3V/5V	25°C	-1%	8	+1%	
		30/30	-40°C~85°C	-2%	8	+2%	
		2.2V~5.5V	25°C	-3.5%	8	+3.5%	
	8MHz Writer Trimmed HIRC	2.20~5.50	-40°C~85°C	-5%	8	+5%	MHz
	Frequency	1.8V~5.5V	25°C	-10%	8	+5%	IVITIZ
			-40°C~85°C	-15%	8	+10%	
			25°C	-2.5%	8	+2.5%	
func		2.7V~5.5V	-40°C~85°C	-3%	8	+3%	
THIRC		2)/////////////////////////////////////	25°C	-1%	12	+1%	
	12MHz Writer Trimmed HIRC	3V/5V	-40°C~85°C	-2%	12	+2%	MHz
	Frequency	2.7V~5.5V	25°C	-2.5%	12	+2.5%	IVITIZ
		2.7 V~5.5 V	-40°C~85°C	-3%	12	+3%	
		5V -	25°C	-1%	16	+1%	
	16MHz Writer Trimmed HIRC		-40°C~85°C	-2%	16	+2%	
	Frequency	2 2)/. E E)/	25°C	-2.5%	16	+2.5%	MHz
		3.3V~5.5V	-40°C~85°C	-3%	16	+3%	

Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

- 2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.
- 3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within $\pm 20\%$.



Internal Low Speed Oscillator Characteristics – LIRC

Symbol	Symbol Parameter	Т	Min.	Tun	Max.	Unit	
Symbol	Fardilleter	V _{DD}	Temp.	IVIIII.	Тур.	wax.	Unit
		2.2V~5.5V	25°C	-10%	32	+10%	
f	LIPC Eregueney	2.20~5.50	-40°C~85°C	-50%	32	+60%	kHz
f _{LIRC}	LIRC Frequency	1 0) /. E E) /	25°C	-50%	20	+10%	KIIZ
		1.8V~5.5V	-40°C~85°C	-70%	32	+60%	
t start	LIRC Start Up Time		—		—	500	μs


External Low Speed Crystal Oscillator Characteristics – LXT

Ta=25°C

Symbol	Denemator	Tes	at Conditions	Min	Turn	Max	ا است
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
f _{LXT}	LXT Frequency	1.8V~5.5V	_	—	32768	—	Hz
	LVT Chart Lin Times	3V	_	—	_	1000	ms
t _{start}	LXT Start Up Time	5V	_	—	_	1000	ms
Duty Cycle	Duty Cycle	—	_	40	_	60	%
R _{NEG}	Negative Resistance	1.8V	—	3×ESR	_	_	Ω

Note: C1, C2 and R_P are external components.

Operating Frequency Characteristic Curves





 $T_{2} = 40^{\circ}C \sim 85^{\circ}C$

System Start Up Time Characteristics

Cumb al	Deveneter		Test Conditions	Min	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		_	f _{sys} =f _H ~f _H /64, f _H =f _{HIRC}	_	16	—	t _{HIRC}
	System Start-up Time (Wake-up from condition where f _{SYS} is off)	_	fsys=fsub=fLXT	_	1024	_	t∟x⊤
	(wake-up norm condition where is is on)	_	fsys=fsub=fLIRC	_	2	_	t _{LIRC}
t _{sst}	System Start-up Time		f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	_	2	—	tн
	(Wake-up from condition where fsys is on)	—	$f_{SYS}=f_{SUB}=f_{LXT}$ or f_{LIRC}	_	2	_	t _{SUB}
	System Speed Switch Time	_	$f_{\text{HIRC}} \text{switches from off} \to \text{on}$	_	16	—	t _{HIRC}
	(FAST to SLOW Mode or SLOW to FAST Mode)	_	f_{LXT} switches from off \rightarrow on	_	1024	_	t _{LXT}
	System Reset Delay Time (Reset source from Power-on reset or LVR hardware reset)	_	RR _{POR} =5V/ms	10	16	24	ms
t _{RSTD}	System Reset Delay Time (LVRC/WDTC/RSTC software reset)		_				
	System Reset Delay Time (Reset source from WDT overflow)	_	_	10	16	24	ms
tSRESET	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols t_{HIRC} , t_{SYS} etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC} = 1/f_{HIRC}$, $t_{SYS} = 1/f_{SYS}$ etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.

4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

			Test Conditions				
Symbol	Parameter			Min.	Тур.	Max.	Unit
		V _{DD}	Conditions				
VIL	Input Low Voltage for I/O Ports	5V		0	—	1.5	V
VIL	Input Low Voltage for I/O Ports	_	_	0	—	$0.2V_{\text{DD}}$	v
VIH	Input High Voltage for I/O Porte	5V		3.5	—	5.0	V
VIH	Input High Voltage for I/O Ports	—		$0.8V_{\text{DD}}$	—	V _{DD}	v
	Sink Current for I/O Ports (PA1, PA3, PA6~PA7, PB0~PB7,	3V		16	32	_	mA
	PC0~PC1, PD0~PD1)	5V	V _{OL} =0.1V _{DD}	32	65	_	ШA
IOL		3V	VoL=0.1VDD, PxNSn=0	16	32		
	Sink Current for I/O Ports	30	V _{OL} =0.1V _{DD} , PxNSn=1 V _{OL} =0.1V _{DD} , PxNSn=0	25	50		mA
	(PA0, PA2, PA4, PA5, PD2~PD7)	5V		32	65		ШA
		50	V _{OL} =0.1V _{DD} , PxNSn=1	50	100		

Ta=-40°C~85°C, unless otherwise specified



Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	VDD	Conditions		Тур.	IVIAX.	Unit
		3V	$V_{OH}=0.9V_{DD}$,	-0.5	-1.0	_	
		5V	SLEDCn[m+2:m+1:m]=000B (n=0~3; m=0 or 3)	-1.0	-2.0	_	
		3V	V _{он} =0.9V _{DD} ,	-1.2	-2.5	_	
		5V	SLEDCn[m+2:m+1:m]=001B (n=0~3; m=0 or 3)	-2.5	-5.0	_	
		3V	V _{он} =0.9V _{DD} ,	-2.0	-4.0	_	
		5V	SLEDCn[m+2:m+1:m]=010B (n=0~3; m=0 or 3)	-4.0	-8.0		
		3V	V _{он} =0.9V _{DD} ,	-2.5	-5.0	_	
		5V	SLEDCn[m+2:m+1:m]=011B (n=0~3; m=0 or 3)	-5.5	-11.0		
Іон	Source Current for I/O Ports	3V	V _{он} =0.9V _{DD} ,	-3.5	-7.0		mA
		5V	SLEDCn[m+2:m+1:m]=100B (n=0~3; m=0 or 3)	-7.0	-14.0		
		3V	V _{он} =0.9V _{DD} ,	-4.0	-8.5	_	
		5V	SLEDCn[m+2:m+1:m]=101B (n=0~3; m=0 or 3)	-8.5	-17.0		
		3V	V _{он} =0.9V _{DD} ,	-5	-10	_	
		5V	SLEDCn[m+2:m+1:m]=110B (n=0~3; m=0 or 3)	-10	-20		
		3V	V _{OH} =0.9V _{DD} ,	-5.5	-11.0		
		5V	SLEDCn[m+2:m+1:m]=111B (n=0~3; m=0 or 3)	-11	-23		
ILEAK	Input Leakage Current for I/O Ports	5V	V _{IN} =V _{DD} or V _{IN} =V _{SS}	_		±1	μA
		3V		20	60	100	
	Dull bink Desistence for 1/0 Deute (1)	5V	PxPU=FFH (Px: PA, PB, PC, PD)	10	30	50	1.0
Rph	Pull-high Resistance for I/O Ports ⁽¹⁾	3V	LVPU=1	6.67	15.00	23.00	kΩ
		5V	PxPU=FFH (Px: PA, PB, PC, PD)	3.5	7.5	12.0	
t _{INT}	External Interrupt Minimum Pulse Width			10	_	_	μs
t _{тск}	xTM xTCK Input Pin Minimum Pulse Width		_	0.3	_	_	μs
t _{TPI}	PTM Input Pin Minimum Pulse Width	_	—	0.3	—		μs
fтмськ	PTM Maximum Timer Clock Source Frequency	5V	_	_	_	1	fsys
t _{CPW}	PTM Minimum Capture Pulse Width	_	_	t _{CPW} ⁽²⁾	_	_	t _{TMCL}

Note: 1.The R_{PH} internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

- 2. If PTCAPTS=0, then $t_{CPW}=max(2 \times t_{TMCLK}, t_{TPI})$
 - If PTCAPTS=1, then $t_{CPW}=max(2 \times t_{TMCLK}, t_{TCK})$

Ex1: If PTCAPTS=0, f_{TMCLK} =16MHz, t_{TPI} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex2: If PTCAPTS=1, f_{TMCLK} =16MHz, t_{TCK} =0.3 μ s, then t_{CPW} =max(0.125 μ s, 0.3 μ s)=0.3 μ s

Ex3: If PTCAPTS=0, $f_{\text{TMCLK}}=\!8\text{MHz},$ $t_{\text{TPI}}=\!0.3\mu\text{s},$ then $t_{\text{CPW}}=\!max(0.25\mu\text{s},$ $0.3\mu\text{s})\!=\!0.3\mu\text{s}$

Ex4: If PTCAPTS=0, f_{TMCLK}=4MHz, t_{TPI}=0.3 \mu s, then t_{CPW}=max(0.5 \mu s, 0.3 \mu s)=0.5 \mu s

Where $t_{\text{TMCLK}}{=}1/f_{\text{TMCLK}}$



Memory Characteristics

			Ta=-40°C	°∼85°C,	unless o	therwise	speci	
Symbol	Parameter		Test Conditions	— Min. Typ. Max.				
Symbol	Falameter	VDD	Conditions		тур.	Wax.	Unit	
V _{DD}	V _{DD} for Read & Write	_	_	1.8	—	5.5	V	
Flash Pro	ogram Memory							
	ROM Program Time	—	—	1.364	1.500	1.667		
t _{FWR}	IAP Write Time	_	FWERTS bit=0	_	2.2	3.2	ms	
	IAP write time	_	FWERTS bit=1		3.0	4.2		
	ROM Erase Time	_	_	2.273	2.500	2.778		
t _{FER}		_	FWERTS bit=0	_	3.2	4.5	ms	
	IAP Erase Time	_	FWERTS bit=1	_	3.7	5.2		
EP	Cell Endurance		_	100K	_		E/W	
t _{RETD}	ROM Data Retention Time		Ta=25°C		40	_	Year	
t _{ACTV}	ROM Activation Time – Wake-up from Power Down Mode	_	_	32	_	64	μs	
Data EEF	ROM Memory	1	1		,			
t _{EERD}	Read Time		_	_	_	4	t _{sys}	
	Muite Time (D. to Made)		EWERTS bit=0	_	5.4	8.6		
	Write Time (Byte Mode)	_	EWERTS bit=1		6.7	10.6		
teewr		_	EWERTS bit=0		2.2	3.6	ms	
	Write Time (Page Mode)	_	EWERTS bit=1	_	3.0	4.8		
	Free Time		EWERTS bit=0		3.2	5.2		
t _{EEER}	Erase Time	_	EWERTS bit=1	_	3.7	6.0	ms	
E _P	Cell Endurance		_	100K	_	_	E/W	
t _{RETD}	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year	
RAM Dat	a Memory							
Vdr	RAM Data Retention Voltage	_	_	1.0	_	_	V	

Note: 1. The ROM activation time t_{ACTV} should be added when calculating the total system start-up time of a wakeup from the power down mode.

2. "E/W" means Erase/Write times.

LVR/LVD Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol Parameter		Test Conditions			True	Max	11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Vdd	Operating Voltage		_	1.8		5.5	V
	_	LVR enable, voltage select 1.7V	-5%	1.7	+5%		
		_	LVR enable, voltage select 1.9V	-5%	1.9	+5%	
VLVR	Low Voltage Reset Voltage	_	LVR enable, voltage select 2.55V	-3%	2.55	+3%	V
		_	LVR enable, voltage select 3.15V	-3%	3.15	+3%	
			LVR enable, voltage select 3.8V	-3%	3.8	+3%	



Symbol	Parameter		Test Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	VDD	Conditions	win.	Тур.	Max.	Unit
		_	LVD enable, voltage select 1.8V		1.8		
			LVD enable, voltage select 2.0V		2.0]	
		—	LVD enable, voltage select 2.4V		2.4		
VLVD	Low Voltage Detection Voltage	—	LVD enable, voltage select 2.7V	-5%	2.7	+5%	v
VLVD	Low voltage Detection voltage		LVD enable, voltage select 3.0V	-5%	3.0	+5%	
		_	LVD enable, voltage select 3.3V		3.3]	
		_	LVD enable, voltage select 3.6V]	3.6		
		_	LVD enable, voltage select 4.0V]	4.0]	
1	Operating Current	3V	LVR enable, LVD enable,	_		10	
ILVRLVD	Operating Current	5V	V _{LVR} =1.9V, V _{LVD} =2.0V	—	10	15	μA
tivos	LVDO Stable Time		For LVR enable, LVD off \rightarrow on	_	—	18	
LVDS		_	For LVR disable, LVD off \rightarrow on	—	—	150	μs
			TLVR[1:0]=00B	120	240	480	μs
t _{IVR}	Minimum Low Voltage Width to		TLVR[1:0]=01B	0.5	1.0	2.0	
LVR	Reset	_	TLVR[1:0]=10B	1	2	4	ms
			TLVR[1:0]=11B	2	4	8	
			TLVD[1:0]=00B/11B	60	140	220	
t _{LVD}	Minimum Low Voltage Width to Interrupt	_	TLVD[1:0]=01B	90	200	340	μs
	Interrupt		TLVD[1:0]=10B	150	320	580	
I _{LVR}	Additional Current for LVR Enable	5V	LVD disable	_		14	μA
ILVD	Additional Current for LVD Enable	5V	LVR disable	_		14	μA

A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Conditions	IVIII.	Тур.	wax.	Unit
V _{DD}	Operating Voltage	_	—	1.8	—	5.5	V
Vadi	Input Voltage	_	_	0	_	VREF	V
V _{REF}	Reference Voltage	—	—	1.8	—	Vdd	V
NR	Resolution	_	_		_	12	Bit
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =2.0µs				
		2V	SAINS[3:0]=0000B,				
DNL	Differential Non-linearity	3V	SAVRS[1:0]=01B,	-3	_	+3	LSB
		5V	VREF=VDD, tADCK=0.5µs				
		1.8V	SAINS[3:0]=0000B,				
		3V	SAVRS[1:0]=01B,				
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs				



Symbol	Baramatar		Test Conditions	Min	Tur	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		1.8V	SAINS[3:0]=0000B, SAVRS[1:0]=01B, V _{REF} =V _{DD} , t _{ADCK} =2.0μs				
		2V	SAINS[3:0]=0000B,				
INL	Integral Non-linearity	3V	SAVRS[1:0]=01B,	-4	_	+4	LSB
		5V	Vref=Vdd, tadck=0.5µs				
		1.8V	SAINS[3:0]=0000B,	1			
		3V	SAVRS[1:0]=01B,				
		5V	V _{REF} =V _{DD} , t _{ADCK} =10µs				
		1.8V	No load, t _{ADCK} =2.0µs	_	280	400	
IADC	Additional Current Consumption for A/D Converter Enable	3V	No load, t _{ADCK} =0.5µs	_	450	600	μA
		5V	No load, t _{ADCK} =0.5µs	_	850	1000	
	Clock Period		1.8V≤V _{DD} <2.0V	2.0	_	10.0	
t _{ADCK}	Clock Period	_	2.0V≤V _{DD} ≤5.5V	0.5	_	10.0	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	4	—	—	μs
t _{AD} S	Sampling time	_	_	_	4	_	t _{ADCK}
t _{ADC}	Conversion Time (Including A/D Sample and Hold Time)		_	_	16	_	t _{ADCK}
		2.2V			250	500	
IPGA	Additional Current for PGA Enable	3V	No load, PGAIS=1, PGAGS[1:0]=01B	-	300	600	μA
		5V		—	400	700	
		2.2V		V _{SS} +0.1		V _{DD} -0.1	
Vor	PGA Maximum Output Voltage Range	3V		V _{SS} +0.1		V _{DD} -0.1	V
		5V	-	V _{ss} +0.1		V _{DD} -0.1	
			V _{DD} =2.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	2	+1%	V
V _R	PGA Fix Voltage Output		V _{DD} =3.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	3	+1%	V
			V _{DD} =4.2V~5.5V V _{RI} =V _{BGREF} (PGAIS=1)	-1%	4	+1%	V
		3V	Gain=1, PGAIS=0	V _{ss} +0.1	_	V _{DD} -1.4	V
V _{RI}	PGA Input Voltage Range	5V	Relative gain Gain error<±5%	V _{ss} +0.1	_	V _{DD} -1.4	V



Internal Reference Voltage Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter	Т	Test Conditions			Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	wax.	Unit
IBGREF	Operating Current	5.5V	_	_	25	35	μA
PSRR	Power Supply Rejection Ratio	_	Ta=25°C, V _{RIPPLE} =1V _{P-P} , f _{RIPPLE} =100Hz	75	_	_	dB
En	Output Noise	_	Ta=25°C, no load current, f=0.1Hz~10Hz	_	300	_	μV _{RMS}
Isd	Shutdown Current	_	VBGREN=0	_		0.1	μA
t start	Startup Time	1.8V~5.5V	Ta=25°C			400	μs


Note: This internal reference voltage is used as the A/D converter PGA input signal.

I²C Electrical Characteristics

			Test Conditions				
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
			No clock debounce	2	—	_	
	I ² C Standard Mode (100kHz) f _{SYS} Frequency ^(Note)	_	2 system clock debounce	4	_	_	MHz
£			4 system clock debounce	4	_	—	
f _{I2C}			No clock debounce	4	_	—	
	I ² C Fast Mode (400kHz) f _{SYS} Frequency ^(Note)	_	2 system clock debounce	8		_	MHz
			4 system clock debounce	8	_	—	1
f _{sci}	SCI Clock Frequency	3V/5V	Standard mode	_	_	100	kHz
ISCL	SCL Clock Frequency	30/50	Fast mode	_	_	400	KIIZ
+		3V/5V	Standard mode	3.5	_	—	
t _{SCL(H)}	SCL Clock High Time	30/50	Fast mode	0.9		_	μs
+	SCL Clock Low Time	3V/5V	Standard mode	3.5	_	—	μs
t _{scl(L)}			Fast mode	0.9	_	—	
4	SCL and SDA Fall Time	3V/5V	Standard mode	_	—	1.3	
t _{FALL}	SCL and SDA Fail Time	30/50	Fast mode	_		0.34	μs
+	SCL and SDA Rise Time	3V/5V	Standard mode	_	—	1.3	
t _{RISE}	SCL and SDA Rise Time	30/50	Fast mode	_	_	0.34	μs
4	SDA Data Satur Timo	3V/5V	Standard mode	0.25	—	—	
t _{su(sda)}	SDA Data Setup Time	30/50	Fast mode	0.1	—	—	μs
t _{H(SDA)}	SDA Data Hold Time	3V/5V	_	0.1	—	—	μs
t _{VD(SDA)}	SDA Data Valid Time	3V/5V	—		—	0.6	μs
tauraan	Start Condition Setup Time	3V/5V	Standard mode	3.5	_	_	116
t _{su(sta)}		30/30	Fast mode	0.6	_	—	μs
turoza	Start Condition Hold Time	3V/5V	Standard mode	4.0	_	-	116
t _{H(STA)}		30/30	Fast mode	0.6	—	—	μs
touroro	Stop Condition Setup Time	3V/5V	Standard mode	3.5	—	-	μs
tsu(sto)		30/50	Fast mode	0.6	_	_	μъ

Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.






Power-on Reset Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions			Tun	Max.	Unit
Symbol	ol Parameter		Conditions	Min.	Тур.	IVIAX.	Unit
VPOR	V _{DD} Start Voltage to Ensure Power-on Reset	—		_	_	100	mV
RRPOR	V_DD Rising Rate to Ensure Power-on Reset	—	—	0.035	—	_	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	_	1			ms



System Architecture


A key factor in the high-performance features of the range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either an HIRC, LIRC or LXT oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at

the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2 \sim T4 clocks carry out the decoding and execution functions. In this way, one T1 \sim T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.





Program Counter

5

6

DELAY: NOP

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Fetch Inst. 7



Program Counter					
High Byte	Low Byte (PCL)				
PC11~PC8	PCL7~PCL0				

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Program Counter Read Registers

The Program Counter Read registers are a read only register pair for reading the program counter value which indicates the current program execution address. Read the low byte register first then the high byte register. Reading the low byte register, PCRL, will read the low byte data of the current program execution address, and place the high byte data of the program counter into the 8-bit PCRH buffer. Then reading the PCRH register will read the corresponding data from the 8-bit PCRH buffer.


The following example shows how to read the current program execution address. When the current program execution address is 123H, the steps to execute the instructions are as follows:

(1) MOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H;

MOV A, PCRH \rightarrow the ACC value is 01H.

(2) LMOV A, PCRL \rightarrow the ACC value is 23H, and the PCRH value is 01H;

LMOV A, PCRH \rightarrow the ACC value is 01H.



PCRL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Program Counter Read Low byte register bit 7 ~ bit 0



PCRH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	D11	D10	D9	D8
R/W	—	—	—	—	R	R	R	R
POR					0	0	0	0

Bit 7~4 Unimplemented, read as "0"


Bit 3~0 D11~D8: Program Counter Read High byte register bit 3 ~ bit 0

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, STKPTR[2:0]. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



STKPTR Register

Bit	7	6	5	4	3	2	1	0
Name	OSF	—	—	—	—	D2	D1	D0
R/W	R/W	—	—	—	—	R	R	R
POR	0	_	—	_	—	0	0	0

Bit 7

OSF: Stack overflow flag

0: No stack overflow occurred

1: Stack overflow occurred

When the stack is full and a CALL instruction is executed or when the stack is empty and a RET instruction is executed, the OSF bit will be set high. The OSF bit is cleared only by software and cannot be reset automatically by hardware.

Bit 6~3 Unimplemented, read as "0"

Bit $2 \sim 0$ **D2~D0**: Stack pointer register bit $2 \sim bit 0$



The following example shows how the Stack Pointer and Stack Overflow Flag change when program branching conditions occur.

(1) When the CALL subroutine instruction is executed 7 times continuously and the RET instruction is not executed during the period, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

CALL Execution Times	0	1	2	3	4	5	6	7
STKPTR[2:0] Bit Value	0	1	2	3	4	5	0	1
OSF Bit Value	0	0	0	0	0	0	0	1

- (2) When the OSF bit is set high and not cleared, it will remain high no matter how many times the RET instruction is executed.
- (3) When the stack is empty, the RET instruction is executed 6 times continuously, the corresponding changes of the STKPTR[2:0] and OSF bits are as follows:

RET Execution Times	0	1	2	3	4	5	6
STKPTR[2:0] Bit Value	0	5	4	3	2	1	0
OSF Bit Value	0	1	1	1	1	1	1

Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

• Arithmetic operations:

ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,

LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA

• Logic operations:

AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,

LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA

• Rotation:

RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,

LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC

- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSIZA, LSDZ, LSDZA




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the data table is located in sector 0. If the data table is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K Program Memory of the microcontroller. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the address specified by TBLP and TBHP if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreq1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
:
:
mov a,06h
             ; initialise low table pointer - note that this address is referenced
mov tblp,a
            ; to the last page or the page that the pointed
mov a,OFh
              ; initialise high table pointer
mov tbhp,a
:
:
tabrd tempreg1; transfers value in table referenced by table pointer data at program
              ; memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
              ; reduce value of table pointer by one
tabrd tempreg2; transfers value in table referenced by table pointer
              ; data at program memory address "OFO5H" transferred to tempreg2 and
              ; TBLH
              ; in this example the data "1AH" is transferred to tempreg1 and
              ; data "OFH" to register tempreg2
:
              ; sets initial address of program memory
org OFOOh
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
```



In Circuit Programming – ICP


The provision of Flash Type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, a means of programming the microcontroller in-circuit has provided using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description		
ICPDA	PA0	Programming Serial Data/Address		
ICPCK	PA2	Programming Clock		
VDD	VDD	Power Supply		
VSS	VSS	Ground		

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support – OCDS

There is an EV chip named BS86CV12CA which is used to emulate the BS86C12CA device. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip.

However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

In Application Programming – IAP

Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. The provision of IAP function offers users the convenience of Flash Memory multi-programming features. The convenience of the IAP function is that it can execute the updated program procedure using its internal firmware, without requiring an external Program Writer or PC. In addition, the IAP interface can also be any type of communication protocol, such as UART, using I/O pins. Regarding the internal firmware, the user can select versions provided by Holtek or create their own. The following section illustrates the procedures regarding how to implement the IAP firmware.

Flash Memory Read/Write Size

The Flash memory Erase and Write operations are carried out in a page format while the Read operation is carried out in a word format. The page size and write buffer size are both assigned with a capacity of 32 words. Note that the Erase operation should be executed before the Write operation is executed.

When the Flash Memory Erase/Write Function is successfully enabled, the CFWEN bit will be set high. When the CFWEN bit is set high, the data can be written into the write buffer. The FWT bit is used to initiate the write process and then indicate the write operation status. This bit is set high by application programs to initiate a write process and will be cleared by hardware if the write process is finished.

The Read operation can be carried out by executing a specific read procedure. The FRDEN bit is used to enable the read function and the FRD bit is used to initiate the read process by application programs and then indicate the read operation status. When the read process is finished, this bit will be cleared by hardware.


Operations	Format				
Erase	32 words/page				
Write	32 words/time				
Read	1 word/time				
Note: Page size=Write buffer size=32 words.					

IAP Operation Format



Page	FARH	FARL [7:5]	FARL [4:0]
0	0000 0000	000	
1	0000 0000	001	
2	0000 0000	010	
3	0000 0000	011	
4	0000 0000	100	
5	0000 0000	101	
6	0000 0000	110	Tag Address
7	0000 0000	111	
8	0000 0001	000	
:	:	:	
:	:	:	
126	0000 1111	110	
127	0000 1111	111	

Page Number and Address Selection



Flash Memory IAP Read/Write Structure

Write Buffer

The write buffer is used to store the written data temporarily when executing the write operation. The Write Buffer can be filled with written data after the Flash Memory Erase/Write Function has been successfully enabled by executing the Flash Memory Erase/Write Function Enable procedure. The write buffer can be cleared by configuring the CLWB bit in the FC2 register. The CLWB bit can be set high to enable the Clear Write Buffer procedure. When the procedure is finished this bit will be cleared to zero by the hardware. It is recommended that the write buffer should be cleared by setting the CLWB bit high before the write buffer is used for the first time or when the data in the write buffer is updated.

The write buffer size is 32 words corresponding to a page. The write buffer address is mapped to a specific flash memory page specified by the memory address bits, FA11~FA5. The data written into the FD0L and FD0H registers will be loaded into the write buffer. When data is written into the high byte data register, FD0H, it will result in the data stored in the high and low byte data registers both being written into the write buffer. It will also cause the flash memory address to be incremented by one, after which the new address will be loaded into the FARH and FARL address registers. When the flash memory address reaches the page boundary, 11111b of a page with 32 words, the address will now not be incremented but will stop at the last address of the page. At this point a new page address should be specified for any other erase/write operations.

After a write process is finished, the write buffer will automatically be cleared by the hardware. Note that the write buffer should be cleared manually by the application program when the data written



into the flash memory is incorrect in the data verification step. The data should again be written into the write buffer after the write buffer has been cleared when the data is found to be incorrect during the data verification step.

IAP Flash Program Memory Registers

There are two address registers, four 16-bit data registers and three control registers, which are all located in Sector 1. Read and Write operations to the Flash memory are carried out using 16-bit data operations using the address and data registers and the control register. Several registers control the overall operation of the internal Flash Program Memory. The address registers are named FARL and FARH, the data registers are named FDnL and FDnH and the control registers are named FC0, FC1 and FC2. As these registers are all located in Sector 1, they can be addressed directly using the corresponding extended instructions or can be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pairs and Indirect Addressing Register, IAR1 or IAR2.

Register				В	it			
Name	7	6	5	4	3	2	1	0
FC0	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
FC1	D7	D6	D5	D4	D3	D2	D1	D0
FC2	_	_	—	—	—	—	FWERTS	CLWB
FARL	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
FARH	—	—	—	—	FA11	FA10	FA9	FA8
FD0L	D7	D6	D5	D4	D3	D2	D1	D0
FD0H	D15	D14	D13	D12	D11	D10	D9	D8
FD1L	D7	D6	D5	D4	D3	D2	D1	D0
FD1H	D15	D14	D13	D12	D11	D10	D9	D8
FD2L	D7	D6	D5	D4	D3	D2	D1	D0
FD2H	D15	D14	D13	D12	D11	D10	D9	D8
FD3L	D7	D6	D5	D4	D3	D2	D1	D0
FD3H	D15	D14	D13	D12	D11	D10	D9	D8

IAP Register List

FC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CFWEN	FMOD2	FMOD1	FMOD0	FWPEN	FWT	FRDEN	FRD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

CFWEN: Flash Memory Erase/Write function enable control

0: Flash memory erase/write function is disabled

1: Flash memory erase/write function has been successfully enabled

When this bit is cleared to 0 by application program, the Flash memory erase/write function is disabled. Note that this bit cannot be set high by application programs. Writing "1" into this bit results in no action. This bit is used to indicate the Flash memory erase/write function status. When this bit is set high by the hardware, it means that the Flash memory erase/write function is enabled successfully. Otherwise, the Flash memory erase/write function is disabled if the bit is zero.

Bit 6~4

Bit 7

- FMOD2~FMOD0: Flash memory Mode selection 000: Write Mode
 - 001: Page erase Mode
 - 010: Reserved
 - 011: Read Mode
 - 100: Reserved



	101: Reserved 110: Flash memory Erase/Write function Enable Mode 111: Reserved
	These bits are used to select the Flash Memory operation modes. Note that the "Flash memory Erase/Write function Enable Mode" should first be successfully enabled before the Erase or Write Flash memory operation is executed.
Bit 3	FWPEN: Flash memory Erase/Write function enable procedure Trigger0: Erase/Write function enable procedure is not triggered or procedure timer times out1: Erase/Write function enable procedure is triggered and procedure timer starts to count
	This bit is used to activate the flash memory Erase/Write function enable procedure and an internal timer. It is set by the application programs and then cleared to zero by the hardware when the internal timer times out. The correct patterns must be written into the FD1L/FD1H, FD2L/FD2H and FD3L/FD3H register pairs respectively as soon as possible after the FWPEN bit is set high.
Bit 2	 FWT: Flash memory write initiate control 0: Do not initiate Flash memory write or indicating that a Flash memory write process has completed 1: Initiate Flash memory write process This bit is set by software and cleared to zero by the hardware when the Flash memory write process has completed.
Bit 1	FRDEN : Flash memory read enable bit 0: Flash memory read disable 1: Flash memory read enable
	This is the Flash memory Read Enable Bit which must be set high before any Flash memory read operations are carried out. Clearing this bit to zero will inhibit Flash memory read operations.
Bit 0	 FRD: Flash memory read initiate control 0: Do not initiate Flash memory read or indicating that a Flash memory read process has completed 1: Initiate Flash memory read process
	This bit is set by software and cleared to zero by the hardware when the Flash memory read process has completed.
Note:	1. The FWT, FRDEN and FRD bits cannot be set to "1" at the same time with a single instruction.
	2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
	3. Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
	4. Ensure that the read, erase or write operation is totally complete before executing other operations.

FC1 Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Chip Reset Pattern

When a specific value of "55H" is written into this register, a reset signal will be generated to reset the whole chip.



FC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	FWERTS	CLWB
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	—	—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **FWERTS**: Erase time and Write time selection

0: Erase time is 3.2ms (t_{FER})/Write time is 2.2ms (t_{FWR})

1: Erase time is 3.7ms (t_{FER})/Write time is 3.0ms (t_{FWR})

Bit 0

- CLWB: Flash memory Write Buffer Clear control
 - 0: Do not initiate a Write Buffer Clear process or indicating that a Write Buffer Clear process has completed
 - 1: Initiate Write Buffer Clear process

This bit is set by software and cleared to zero by hardware when the Write Buffer Clear process has completed.

• FARL Register

Bit	7	6	5	4	3	2	1	0
Name	FA7	FA6	FA5	FA4	FA3	FA2	FA1	FA0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ FA7~FA0: Flash Memory Address bit $7 \sim bit 0$

• FARH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	FA11	FA10	FA9	FA8
R/W	_	—	—	—	R/W	R/W	R/W	R/W
POR	_	_	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as 0

Bit 3~0 FA11~FA8: Flash Memory Address bit 11 ~ bit 8

FD0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The first Flash Memory data word bit 7~bit 0

Note that data written into the low byte data register FD0L will only be stored in the FD0L register and not loaded into the lower 8-bit write buffer.

FD0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The first Flash Memory data word bit 15 ~ bit 8

Note that when 8-bit data is written into the high byte data register FD0H, the whole 16 bits of data stored in the FD0H and FD0L registers will simultaneously be loaded into the 16-bit write buffer after which the contents of the Flash memory address register pair, FARH and FARL, will be incremented by one.



FD1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The second Flash Memory data word bit 7 ~ bit 0

FD1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The second Flash Memory data word bit 15 ~ bit 8

FD2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The third Flash Memory data word bit 7 ~ bit 0

FD2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The third Flash Memory data word bit 15 ~ bit 8

FD3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The fourth Flash Memory data word bit 7 ~ bit 0

FD3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The fourth Flash Memory data word bit 15 ~ bit 8




Flash Memory Erase/Write Flow

It is important to understand the Flash memory Erase/Write flow before the Flash memory contents are updated. Users can refer to the corresponding operation procedures when developing their IAP program to ensure that the flash memory contents are correctly updated.

Flash Memory Erase/Write Flow Descriptions

- 1. Activate the "Flash Memory Erase/Write function enable procedure" first. When the Flash Memory Erase/Write function is successfully enabled, the CFWEN bit in the FC0 register will automatically be set high by hardware. After this, Erase or Write operations can be executed on the Flash memory. Refer to the "Flash Memory Erase/Write Function Enable Procedure" for details.
- 2. Configure the flash memory address to select the desired erase page, tag address and then erase this page. For a page erase operation, set the FARL and FARH registers to specify the start address of the erase page, then write dummy data into the FD0H register to tag address. The current address will be internally incremented by one after each dummy data is written into the FD0H register. When the address reaches the page boundary, 11111b, the address will not be further incremented but stop at the last address of the page. Note that the write operation to the FD0H register is used to tag address, it must be implemented to determine which addresses to be erased.
- 3. Execute a Blank Check operation to ensure whether the page erase operation is successful or not. The "TABRD" instruction should be executed to read the flash memory contents and to check if the contents is 0000h or not. If the flash memory page erase operation fails, users should go back to Step 2 and execute the page erase operation again.
- 4. Write data into the specific page. Refer to the "Flash Memory Write Procedure" for details.
- 5. Execute the "TABRD" instruction to read the flash memory contents and check if the written data is correct or not. If the data read from the flash memory is different from the written data, it means that the page write operation has failed. The CLWB bit should be set high to clear the write buffer and then write the data into the specific page again if the write operation has failed.
- 6. Clear the CFWEN bit to disable the Flash Memory Erase/Write function enable mode if the current page Erase and Write operations are complete if no more pages need to be erased or written.





Flash Memory Erase/Write Flow

Note : * The Flash Memory Erase/Write Function Enable procedure and Flash Memory Write procedure will be described in the following sections.



Flash Memory Erase/Write Function Enable Procedure


The Flash Memory Erase/Write Function Enable Mode is specially designed to prevent the flash memory contents from being wrongly modified. In order to allow users to change the Flash memory data using the IAP control registers, users must first enable the Flash memory Erase/Write function.

Flash Memory Erase/Write Function Enable Procedure Description

- 1. Write data "110" to the FMOD[2:0] bits in the FC0 register to select the Flash Memory Erase/ Write Function Enable Mode.
- 2. Set the FWPEN bit in the FC0 register to "1" to activate the Flash Memory Erase/Write Function. This will also activate an internal timer.
- 3. Write the correct data pattern into the Flash data registers, FD1L~FD3L and FD1H~FD3H, as soon as possible after the FWPEN bit is set high. The enable Flash memory erase/write function data pattern is 00H, 0DH, C3H, 04H, 09H and 40H corresponding to the FD1L~FD3L and FD1H~FD3H registers respectively.
- 4. Once the timer has timed out, the FWPEN bit will automatically be cleared to 0 by hardware regardless of the input data pattern.
- 5. If the written data pattern is incorrect, the Flash memory erase/write function will not be enabled successfully and the above steps should be repeated. If the written data pattern is correct, the Flash memory erase/write function will be enabled successfully.
- 6. Once the Flash memory erase/write function is enabled, the Flash memory contents can be updated by executing the page erase and write operations using the IAP control registers.

To disable the Flash memory erase/write function, the CFWEN bit in the FC0 register can be cleared. There is no need to execute the above procedure.





Flash Memory Erase/Write Function Enable Procedure

Flash Memory Write Procedure

After the Flash memory erase/write function has been successfully enabled as the CFWEN bit is set high, the data to be written into the flash memory can be loaded into the write buffer. The selected flash memory page data should be erased by properly configuring the IAP control registers before the data write procedure is executed.

The write buffer size is 32 words, known as a page, whose address is mapped to a specific flash memory page specified by the memory address bits, FA11~FA5. It is important to ensure that the page where the write buffer data is located is the same one which the memory address bits, FA11~FA5, specify.

Flash Memory Consecutive Write Description

The maximum amount of write data is 32 words for each write operation. The write buffer address will be automatically incremented by one when consecutive write operations are executed. The start address of a specific page should first be written into the FARL and FARH registers. Then the data

word should first be written into the FD0L register and then the FD0H register. At the same time the write buffer address will be incremented by one and then the next data word can be written into the FD0L and FD0H registers for the next address without modifying the address register pair, FARH and FARL. When the write buffer address reaches the page boundary the address will not be further incremented but will stop at the last address of the page.

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operations if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.


- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired start address in the FARH and FARL registers. Write the desired data words consecutively into the FD0L and FD0H registers within a page as specified by their consecutive addresses. The maximum written data number is 32 words.
- 6. Set the FWT bit high to write the data words from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.


If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.

8. Clear the CFWEN bit low to disable the Flash memory erase/write function.







- Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.
 - 2. It will take certain time for the FWT bit state to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.



Flash Memory Non-Consecutive Write Description

The main difference between Flash Memory Consecutive and Non-Consecutive Write operations is whether the data words to be written are located in consecutive addresses or not. If the data to be written is not located in consecutive addresses the desired address should be re-assigned after a data word is successfully written into the Flash Memory.

A two data word non-consecutive write operation is taken as an example here and described as follows:

- 1. Activate the "Flash Memory Erase/Write function enable procedure". Check the CFWEN bit value and then execute the erase/write operation if the CFWEN bit is set high. Refer to the "Flash Memory Erase/Write function enable procedure" for more details.
- 2. Set the FMOD field to "001" to select the erase operation and set the CLWB bit high to clear the write buffer. Set the FWT bit high to erase the desired page which is specified by the FARH and FARL registers and has been tagged address. Wait until the FWT bit goes low.
- 3. Execute a Blank Check operation using the table read instruction to ensure that the erase operation has successfully completed.

Go to step 2 if the erase operation is not successful.

Go to step 4 if the erase operation is successful.

- 4. Set the FMOD field to "000" to select the write operation.
- 5. Setup the desired address ADDR1 in the FARH and FARL registers. Write the desired data word DATA1 first into the FD0L register and then into the FD0H register.
- 6. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 7. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 5.

Go to step 8 if the write operation is successful.


- 8. Setup the desired address ADDR2 in the FARH and FARL registers. Write the desired data word DATA2 first into the FD0L register and then into the FD0H register.
- 9. Set the FWT bit high to transfer the data word from the write buffer to the flash memory. Wait until the FWT bit goes low.
- 10. Verify the data using the table read instruction to ensure that the write operation has successfully completed.

If the write operation has not successfully completed, set the CLWB bit high to clear the write buffer and then go to step 8.

Go to step 11 if the write operation is successful.

11. Clear the CFWEN bit low to disable the Flash memory erase/write function.







Note: 1. When the erase or write operation is successfully activated, all CPU operations will temporarily cease.

2. It will take certain time for the FWT bit state changing from high to low in the erase or write operation, which can be selected by the FWERTS bit in the FC2 register.


Important Points to Note for Flash Memory Write Operations

- 1. The "Flash Memory Erase/Write Function Enable Procedure" must be successfully activated before the Flash Memory erase/write operation is executed.
- 2. The Flash Memory erase operation is executed to erase a whole page.
- 3. The whole write buffer data will be written into the flash memory in a page format. The corresponding address cannot exceed the page boundary.
- 4. After the data is written into the flash memory the flash memory contents must be read out using the table read instruction, TABRD, and checked if it is correct or not. If the data written into the flash memory is incorrect, the write buffer should be cleared by setting the CLWB bit high and then writing the data again into the write buffer. Then activate a write operation on the same flash memory page without erasing it. The data check, buffer clear and data re-write steps should be repeatedly executed until the data written into the flash memory is correct.
- 5. The system frequency should be setup to the maximum application frequency when data write and data check operations are executed using the IAP function.

Flash Memory Read Procedure

To activate the Flash Memory Read procedure, the FMOD field should be set to "011" to select the flash memory read mode and the FRDEN bit should be set high to enable the read function. The desired flash memory address should be written into the FARH and FARL registers and then the FRD bit should be set high. After this the flash memory read operation will be activated. The data stored in the specified address can be read from the data registers, FD0H and FD0L, when the FRD bit goes low. There is no need to first activate the Flash Memory Erase/Write Function Enable Procedure before the flash memory read operation is executed.





Flash Memory Read Procedure

Note: 1. When the read operation is successfully activated, all CPU operations will temporarily cease.

2.It will take a typical time of three instruction cycles for the FRD bit state changing from high to low.



Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.


Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Structure

The overall Data Memory is subdivided into several sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value if using the indirect addressing method.

Special Purpose Data Memory	General	Purpose Data Memory
Located Sectors	Capacity	Sector: Address
Sector 0, Sector 1	512×8	Sector 0: 80H~FFH Sector 1: 80H~FFH Sector 2: 80H~FFH Sector 3: 80H~FFH



Data Memory Summary

Data Memory Structure



Data Memory Addressing

For this device that supports the extended instructions, there is no Bank Pointer for Data Memory addressing. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instruction which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 10 valid bits for the device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programming for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Sector 0	Sector 1
00H	IAR0	CTM3C0
01H	MP0	CTM3C1
02H	IAR1	CTM3DL
03H	MP1L	CTM3DH
04H	MP1H	CTM3AL
05H	ACC	CTM3AH
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	TBHP	
0AH	STATUS	
0BH		
0CH	IAR2	
0DH	MP2L	
0EH	MP2H	
0FH	RSTFC	
10H	INTC0	
11H	INTC1	
12H	INTC2	
13H	INTC3	
14H	PA	
15H	PAC	
16H	PAPU	
17H	PAWU	
18H	SLEDC0	
19H	SLEDC1	
1AH	WDTC	
1BH	TB0C	
1CH	PSCOR	
1DH	LVRC	
1EH	LVPUC	
4	11/70	
1FH	LXTC	54110
20H	PB	PANS
20H 21H	PB PBC	
20H 21H 22H	PB PBC PBPU	PANS PDNS
20H 21H 22H 23H	PB PBC PBPU IICC0	
20H 21H 22H 23H 24H	PB PBC PBPU IICC0 IICC1	
20H 21H 22H 23H 24H 25H	PB PBC PBPU IICC0 IICC1 IICD	
20H 21H 22H 23H 24H 25H 26H	PB PBC PBPU IICC0 IICC1 IICD IICA	
20H 21H 22H 23H 24H 25H 26H 27H	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC	
20H 21H 22H 23H 24H 25H 26H 27H 28H	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2	
20H 21H 22H 23H 24H 25H 26H 27H 28H 29H	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC	
20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2	
20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2	
20H 21H 22H 23H 25H 26H 27H 28H 28H 29H 2BH 2CH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2	
20H 21H 22H 23H 24H 25H 26H 27H 28H 28H 20H 2CH 2DH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2 SLEDC3	
20H 21H 22H 23H 25H 26H 27H 28H 28H 29H 2BH 2CH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2	
20H 21H 22H 23H 25H 26H 27H 28H 20H 20H 2CH 2CH 2DH 2EH 2FH	PB PBC PBPU IICC0 IICC1 IICD IICA IICTOC SLEDC2 SLEDC3 SADC0 SADC0 SADC1	PDNS
20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2CH 2DH 2EH	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2 SLEDC3 SLEDC3	
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 2CH 2CH 2CH 2CH 2CH 2CH 2CH 2CH 2CH 30H	PB PBC PBPU IICC0 IICC1 IICCA IICCA IICCA IICCA SLEDC2 SLEDC3 SADC0 SADC1 SADC2	PDNS
20H 21H 22H 23H 25H 25H 26H 27H 28H 20H 2CH 2CH 2CH 2CH 2CH 2CH 2CH 30H 31H	PB PBC PBPU IICC0 IICC1 IICA IICA IICTOC SLEDC2 SLEDC3 SADC0 SADC1 SADC2 SADOL	PDNS ORMC VBGRC
20H 21H 22H 23H 24H 25H 26H 27H 26H 20H 20H 20H 20H 20H 20H 20H 30H 31H 32H	PB PBC PBPU IICC0 IICC1 IICA IICA IICA IICTOC SLEDC2 SLEDC3 SADC3 SADC0 SADC1 SADC2 SADOL SADOH	PDNS PDNS ORMC VBGRC RSTC
20H 21H 22H 23H 24H 26H 27H 28H 20H 20H 20H 20H 20H 20H 20H 20H 30H 31H 32H 33H	PB PBC PBPU IICC0 IICC1 IICD IICA IICA IICTOC SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC2 SADOL SADOH IFS0	PDNS PDNS ORMC VBGRC RSTC USR
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 22H 20H 2EH 30H 31H 32H 33H	PB PBC PBPU IICC0 IICC1 IICD IICA IICTOC SLEDC2 SLEDC3 SADC3 SADC0 SADC1 SADC2 SADOL SADOL SADOH IFS0 IFS1	PDNS PDNS ORMC VBGRC RSTC USR UCR1
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 22H 22H 22H 22H 22H 22H 30H 31H 33H 33H 33H	PB PBC PBPU IICC0 IICC1 IICD IICA IICTOC SLEDC2 SLEDC3 SADC3 SADC3 SADC0 SADC1 SADC2 SADOL SADOH IFS0 IFS1 SCC	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 20H 20H 20H 20H 30H 31H 32H 33H 33H 35H 36H 37H 38H	PB PBC PBPU IICC0 IICC1 IICA IICA IICTOC SLEDC2 SLEDC3 SADC2 SADC0 SADC1 SADC2 SADC1 SADC2 SADOL SADOL SADOH IFS0 IFS1 SCC TLVRC LVDC HIRCC	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR3 BRDH BRDL
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 20H 2CH 2DH 2CH 2DH 22H 25H 30H 31H 32H 33H 33H 33H 33H 33H 33H 33H	PB PBC PBPU IICC0 IICC1 IICA IICA IICTOC SLEDC2 SLEDC3 SADC2 SADC0 SADC1 SADC1 SADC2 SADOL SADOL SADOL IFS0 IFS1 SCC TLVRC LVDC HIRCC PC	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR
20H 21H 22H 23H 24H 26H 27H 28H 20H 20H 20H 20H 20H 20H 31H 33H 33H 33H 33H 33H 33H 33H 33H 33	PB PBC PBPU IICC0 IICC1 IICA IICA IICA IICA IICA SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC2 SADOL SADOL IFS0 IFS1 SCC TLVRC LVDC HIRCC PC PC PCC	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR TXR_RXR
20H 21H 22H 23H 24H 25H 26H 27H 28H 20H 22H 20H 22H 31H 32H 33H 33H 33H 33H 33H 33H 33H 33H 33	PB PBC PBPU IICC0 IICC1 IICA IICA IICA IICA IICA SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC1 SADC1 SADC2 SADOL IFS0 IFS1 SCC TLVRC LVDC HIRCC PC PCC PCPU	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR
20H 21H 22H 23H 24H 25H 27H 28H 20H 22H 20H 22H 30H 32H 33H 33H 33H 33H 33H 33H 33H 33H 33	PB PBC PBPU IICC0 IICC1 IICA IICA IICA IICA IICA SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC1 SADC2 SADOL SADOL IFS1 IFS1 SCC TLVRC LVDC HIRCC PC PCC PCPU MFI0	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR TXR_RXR
20H 21H 22H 23H 24H 25H 26H 27H 28H 28H 28H 28H 28H 28H 28H 28H 28H 30H 31H 33H 33H 33H 33H 33H 33H 33H 33H 33	PB PBC PBPU IICC0 IICC1 IICD IICA IICTOC SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC1 SADC1 SADC2 SADC1 SADC2 SADC1 SADC1 SADC2 SADC1 IFS1 IFS0 IFS1 SCC TLVRC LVDC HIRCC PC PCC PCPU MFI0 MFI1	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR TXR_RXR
20H 21H 22H 23H 24H 25H 27H 28H 20H 22H 20H 22H 30H 32H 33H 33H 33H 33H 33H 33H 33H 33H 33	PB PBC PBPU IICC0 IICC1 IICA IICA IICA IICA IICA SLEDC2 SLEDC3 SADC2 SADC1 SADC1 SADC1 SADC2 SADOL SADOL IFS1 IFS1 SCC TLVRC LVDC HIRCC PC PCC PCPU MFI0	PDNS PDNS ORMC VBGRC RSTC USR UCR1 UCR2 UCR2 UCR3 BRDH BRDL UFCR TXR_RXR

4011	Sector 0	Sector 1
40H	PDPU	EEC
41H	EEAL	FC0
42H	EEAH	FC1
43H	EED	FC2
44H	TKTMR	FARL
45H	TKC0	FARH
46H	TK16DL	FD0L
47H	TK16DH	FD0H
48H	TKC1	FD1L
49H	TKM016DL	FD1H
4AH	TKM016DH	FD2L
4BH	TKM0ROL	FD2H
4CH	TKM0ROH	FD3L
4DH	TKM0C0	FD3H
4EH	TKM0C1	
4FH	TKM116DL	
50H	TKM116DH TKM1ROL	
51H	TKM1ROL TKM1ROH	
52H 53H	TKM1R0H TKM1C0	
53H 54H	TKM1C0	PAS0
55H	TKM216DL	PASI PAS1
56H	TKM216DE	PBS0
57H	TKM2ROL	PBS1
58H	TKM2ROH	PCS0
59H	TKM2C0	
5AH	TKM2C1	PDS0
5BH		PDS1
5CH		
5DH		
5EH		
5FH		
60H		PCRL
A		
61H	CTM0C0	PCRH
62H	CTM0C1	PCRH STKPTR
62H 63H	CTM0C1 CTM0DL	PCRH STKPTR IECC
62H 63H 64H	CTM0C1 CTM0DL CTM0DH	PCRH STKPTR IECC CRCCR
62H 63H 64H 65H	CTM0C1 CTM0DL CTM0DH CTM0AL	PCRH STKPTR IECC CRCCR CRCIN
62H 63H 64H 65H 66H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0	PCRH STKPTR IECC CRCCR CRCIN
62H 63H 64H 65H 66H 67H 68H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 69H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 67H 67H 69H 69H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC0 PTMC1 PTMDL PTMDL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 66H 67H 68H 69H 6AH 6BH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC0 PTMC1 PTMC1 PTMDL PTMDL PTMDH PTMAL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 67H 68H 69H 6AH 6BH 6CH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMAL PTMAH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 69H 6AH 6CH 6DH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC0 PTMC1 PTMDL PTMDH PTMDH PTMAL PTMAH PTMAH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 68H 60H 6CH 6DH 6EH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMDH PTMAL PTMAH PTMRPL PTMRPH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 66H 67H 68H 69H 6BH 6CH 6DH 6EH 6FH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMAL PTMAH PTMAH PTMRPL PTMRPH CTM1C0	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH 70H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMDH PTMAL PTMAH PTMRPL PTMRPH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 65H 65H 66H 67H 68H 69H 6BH 6CH 6DH 6EH 6FH	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMAL PTMAH PTMAH PTMRPL PTMRPH CTM1C0 CTM1C1	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 69H 60H 60H 60H 60H 60H 60H 60H 70H 71H	CTM0C1 CTM0DL CTM0DH CTM0AH PTM00 PTMC0 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMAH PTMRPL PTMRPH CTM1C0 CTM1C1 CTM1DL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 68H 60H 6CH 6CH 6CH 6EH 70H 71H 72H	CTM0C1 CTM0DL CTM0DH CTM0AH PTM00 PTMC0 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMRPH CTM1C0 CTM1C1 CTM1DL CTM1DL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 66H 60H 60H 60H 60H 60H 70H 71H 72H 73H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMRPL PTMRPH CTM1C0 CTM1C0 CTM1C1 CTM1DL CTM1DL CTM1DH CTM1AL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 66H 66H 66H 66H 70H 71H 72H 73H 74H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMRPH CTM1C0 CTM1C0 CTM1C1 CTM1DL CTM1DL CTM1DH CTM1AL CTM1AH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 65H 67H 68H 68H 66H 66H 66H 70H 71H 72H 73H 74H 75H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDH PTMDH PTMAH PTMRPL PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1DL CTM1DH CTM1DH CTM1AL CTM1AH CTM2C0	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 66H 66H 66H 68H 66H 66H 66H 66H 66H 70H 71H 72H 73H 73H 75H 76H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDL PTMDH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1DL CTM1DL CTM1DH CTM1AL CTM1AH CTM2C0 CTM2C1	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 65H 68H 68H 68H 68H 68H 68H 68H 68H 68H 68	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMDL PTMDH PTMDH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1DH CTM1C1 CTM1DH CTM1DH CTM1AL CTM1AH CTM1AH CTM1AH CTM1AH CTM2C0 CTM2C1 CTM2DL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 66H 66H 60H 66H 70H 71H 72H 73H 74H 75H 75H 76H 77H	CTM0C1 CTM0DL CTM0DH CTM0AH PTM0A PTMC0 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1DL CTM1DL CTM1DH CTM1AH CTM1AH CTM1AH CTM2C0 CTM2C1 CTM2DL CTM2DH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 68H 66H 66H 66H 66H 70H 71H 72H 73H 74H 75H 76H 77H 78H 79H	CTM0C1 CTM0DL CTM0DH CTM0AH PTM0A PTMC0 PTMC1 PTMDL PTMDH PTMAL PTMAH PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1DL CTM1DL CTM1DH CTM1AL CTM1AL CTM1AL CTM1AL CTM2C0 CTM2C1 CTM2DL CTM2DH CTM2AL	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 66H 66H 66H 66H 66H 70H 71H 72H 73H 74H 75H 75H 75H 76H 77H 78H 78H 70H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMC1 PTMDL PTMDH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1C1 CTM1DL CTM1DH CTM1DH CTM1AL CTM1AH CTM2C0 CTM2DH CTM2DH CTM2AH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 66H 66H 66H 66H 70H 71H 72H 73H 74H 75H 75H 76H 77H 78H 78H 7AH 70H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMC1 PTMDL PTMDH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1C1 CTM1DL CTM1DH CTM1DH CTM1AL CTM1AH CTM2C0 CTM2DH CTM2DH CTM2AH CTM2AH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL
62H 63H 64H 65H 66H 67H 68H 66H 66H 66H 66H 66H 70H 71H 72H 73H 74H 75H 75H 75H 76H 77H 78H 78H 70H	CTM0C1 CTM0DL CTM0DH CTM0AL CTM0AH PTMC0 PTMC1 PTMC1 PTMDL PTMDH PTMAH PTMRPH CTM1C0 CTM1C1 CTM1C1 CTM1C1 CTM1DL CTM1DH CTM1DH CTM1AL CTM1AH CTM2C0 CTM2DH CTM2DH CTM2AH	PCRH STKPTR IECC CRCCR CRCIN CRCIN CRCDL

: Unused, read as 00H

Special Purpose Data Memory Structure



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections. However, several registers require a separate description in this section.

Indirect Addressing Registers – IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will result of "00H" and writing to the registers will result in no operation.

Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instruction which can address all available Data Memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example 1

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                            ; set size of block
    mov block, a
    mov a, offset adres1
                            ; Accumulator loaded with first RAM address
                            ; set memory pointer with first RAM address
    mov mp0, a
loop:
    clr IAR0
                            ; clear the data at address defined by MPO
     inc mp0
                            ; increase memory pointer
    sdz block
                            ; check if last memory location has been cleared
    jmp loop
continue:
```



Indirect Addressing Program Example 2

```
data .section 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                   ; set size of block
    mov block, a
    mov a, 01h
                     ; set the memory sector
    mov mplh, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp11, a
                 ; set memory pointer with first RAM address
loop:
    clr IAR1
                      ; clear the data at address defined by MP1L
    inc mpll
                       ; increase memory pointer MP1L
    sdz block
                       ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example using extended instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
    lmov a, [m]
                      ; move [m] data to acc
    lsub a, [m+1]
                       ; compare [m] and [m+1] data
    snz c
                       ; [m]>[m+1]?
    jmp continue
                       ; no
    lmov a, [m]
                       ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
continue:
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



Program Counter Low Byte Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/ logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.



In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	SC	CZ	то	PDF	OV	Z	AC	С
R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W
POR	х	х	0	0	х	х	х	х
Bit 7		result of the			nich is perfo	ormed by th	-	x": unknow and the
Bit 6	For SUB For SBC result wh flag.	/SUBM/LS C/SBCM/LS nich is perfo	UB/LSUB SBC/LSBC ormed by th	M instructio	ons, the CZ tions, the C operation C	ent instruct flag is equa CZ flag is CZ flag and I.	al to the Z f the "AND'	' operatio
Bit 5	TO: Wat 0: Afte	chdog Time	e-out flag or executin	ng the "CLI		"HALT" ir	struction	
Bit 4	0: Afte		or executin	ng the "CLI instruction		struction		
Bit 3	0: No 0 1: An 0	erflow flag overflow operation re lest-order b			e highest-or	rder bit but	not a carry	out of the
Bit 2		result of an		or logical or logical				
Bit 1	0: No a 1: An o	•	sults in a c	arry out of he low nibb		bles in addi	tion, or no	borrow
Bit 0	C: Carry 0: No o 1: An o not t	flag carry-out operation re take place o	esults in a c luring a sub	arry during otraction op	an additior eration	operation		ow does
	The "C"	flag is also	affected by	a rotate the	rough carry	instruction		

The "C" flag is also affected by a rotate through carry instruction.

Option Memory Mapping Register – ORMC

The ORMC register is used to enable the Option Memory Mapping function. The Option Memory capacity is 64 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~3FH will be mapped to Program Memory last page addresses C0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The



mapping operation will be automatically finished after a period of $4 \times t_{LIRC}$. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

ORMC7~ORMC0: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a nonvolatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 512×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in either the byte mode or page mode determined by the mode selection bit, MODE, in the control register, EEC.

EEPROM Registers

Four registers control the overall operation of the internal EEPROM Data Memory. These are the address registers, EEAL and EEAH, the data register, EED and a single control register, EEC. As the EEAL, EEAH and EED registers are located in sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register, however, being located in sector 1, can only be read from or written to indirectly using the MP1H/MP1L or MP2H/MP2L Memory Pointer pair and Indirect Addressing Register, IAR1 or IAR2. Because the EEC control register is located at address 40H in sector 1, the Memory Pointer low byte register, MP1L or MP2L, must first be set to the value 40H and the Memory Pointer high byte register, MP1H or MP2H, set to the value, 01H, before any operations on the EEC register are executed.



Register	Bit								
Name	7	6	5	4	3	2	1	0	
EEAL	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0	
EEAH	_		_	—	_		_	EEAH0	
EED	D7	D6	D5	D4	D3	D2	D1	D0	
EEC	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD	

EEPROM Register List

• EEAL Register

Bit	7	6	5	4	3	2	1	0
Name	EEAL7	EEAL6	EEAL5	EEAL4	EEAL3	EEAL2	EEAL1	EEAL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 EEAL7~EEAL0: Data EEPROM low byte address bit 7 ~ bit 0

• EEAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	—	—	—	EEAH0
R/W	—	—	—	—	—	—	—	R/W
POR	—	_		_	_	—	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **EEAH0**: Data EEPROM high byte address bit 0

• EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: Data EEPROM data bit $7 \sim bit 0$

• EEC Register

Bit	7	6	5	4	3	2	1	0
Name	EWERTS	EREN	ER	MODE	WREN	WR	RDEN	RD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **EWERTS**: EEPROM erase time and write time selection

0: Erase time is 3.2ms (t_{EEER})/Write time is 2.2ms (t_{EEWR})

1: Erase time is 3.7ms (t_{EEER})/Write time is 3.0ms (t_{EEWR})

Bit 6 EREN: Data EEPROM erase enable

- 0: Disable
- 1: Enable

This bit is used to enable data EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit data EEPROM erase operations.

Bit 5 **ER**: Data EEPROM erase control

0: Erase cycle has finished

1: Activate a erase cycle

This is the Data EEPROM erase control bit. When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by



the hardware after the erase cycle has finished. Setting this bit high will have no effect	
if the EREN has not first been set high.	

- Bit 4 MODE: Data EEPROM operation mode selection
 - 0: Byte operation mode
 - 1: Page operation mode

This is the EEPROM operation mode selection bit. When the bit is set high by the application program, the Page write, erase or read function will be selected. Otherwise, the byte write or read function will be selected. The EEPROM page buffer size is 16 bytes.

Bit 3 WREN: Data EEPROM write enable

0: Disable

1: Enable

This is the Data EEPROM write enable bit, which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations. Note that the WREN bit will automatically be cleared to zero after the write operation is finished.

Bit 2 WR: EEPROM write control

0: Write cycle has finished

1: Activate a write cycle

This is the Data EEPROM write control bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM read enable

0: Disable

1: Enable

This is the Data EEPROM read enable bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

- Bit 0 **RD**: EEPROM read control
 - 0: Read cycle has finished
 - 1: Activate a read cycle

This is the Data EEPROM read control bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The EREN, ER, WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
 - 2. Ensure that the f_{SUB} clock is stable before executing the erase or write operation.
 - 3. Ensure that the erase or write operation is totally complete before changing the contents of the EEPROM related registers or activating the IAP function.

Read Operation from the EEPROM

Reading data from the EEPROM can be implemented by two modes for this device, byte read mode or page read mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Read Mode

The EEPROM byte read operation can be executed when the mode selection bit, MODE, is cleared to zero. For a byte read operation the desired EEPROM address should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM byte read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set



high. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Page Read Mode

The EEPROM page read operation can be executed when the mode selection bit, MODE, is set high. The page size can be up to 16 bytes for the page read operation. For a page read operation the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers, as well as the read enable bit, RDEN, in the EEC register should be set high to enable the read function. Then setting the RD bit high will initiate the EEPROM page read operation. Note that setting the RD bit high only will not initiate a read operation if the RDEN bit is not set high. When the current byte read cycle terminates, the RD bit will automatically be cleared indicating that the EEPROM data can be read from the EED register, and the current address will be incremented by one by hardware. The data which is stored in the next EEPROM address can continuously be read when the RD bit is again set high without reconfiguring the EEPROM address and RDEN control bit. The application program can poll the RD bit to determine when the data is valid for reading.

The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page read operation mode the lower 4-bit address value will automatically be incremented by one. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

Page Erase Operation to the EEPROM

The EEPROM page erase operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page erase. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM erase enable control bit, namely EREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the EREN bit is changed from "0" to "1", the internal page buffer will not be cleared. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page erase operation mode the lower 4-bit address value will automatically be incremented by one after each dummy data byte is written into the EED register. However, the higher 5-bit address value will not be incremented by hardware. When the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over".

For page erase operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the dummy data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that the write operation to the EED register is used to tag address, it must be implemented to determine which addresses to be erased. When the page dummy data is completely written, then the EREN bit in the EEC register should be set high to enable erase operations and the ER bit must be immediately set high to initiate the EEPROM erase process. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing an erase operation and then set again after a valid erase activation procedure has completed.



As the EEPROM erase cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been erased from the EEPROM. Detecting when the erase cycle has finished can be implemented either by polling the ER bit in the EEC register or by using the EEPROM interrupt. When the erase cycle terminates, the ER bit will be automatically cleared to zero by the microcontroller, informing the user that the page data has been erased. The application program can therefore poll the ER bit to determine when the erase cycle has ended. After the erase operation is finished, the EREN bit will be set low by hardware. The Data EEPROM erased page content will all be zero after a page erase operation

Write Operation to the EEPROM

Writing data to the EEPROM can be implemented by two modes for this device, byte write mode or page write mode, which is controlled by the EEPROM operation mode selection bit, MODE, in the EEC register.

Byte Write Mode

The EEPROM byte write operation can be executed when the mode selection bit, MODE, is cleared to zero. For byte write operations the desired EEPROM address should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware. Note that a byte erase operation will automatically be executed before a byte write operation is successfully activated.

Page Write Mode

Before a page write operation is executed, it is important to ensure that a relevant page erase operation has been successfully executed. The EEPROM page write operation can be executed when the mode selection bit, MODE, is set high. The EEPROM is capable of a 16-byte page write. The internal page buffer will be cleared by hardware after power on reset. When the EEPROM write enable control bit, namely WREN, is changed from "1" to "0", the internal page buffer will also be cleared. Note that when the WREN bit is changed from "0" to "1", the internal page buffer will not be cleared. A page write is initiated in the same way as a byte write initiation except that the EEPROM data can be written up to 16 bytes. The EEPROM address higher 5 bits are used to specify the desired page location while the lower 4 bits are used to point to the actual address. In the page write operation mode the lower 4-bit address value will automatically be incremented by one after each data byte is written into the EEPROM address lower 4-bit value which is internally incremented by one in the page mode reaches the page boundary, known as 0FH, the EEPROM



address lower 4-bit value will stop at 0FH. The EEPROM address will not "roll over". At this point any data write operations to the EED register will be invalid.

For page write operations the start address of the desired EEPROM page should first be placed in the EEAH and EEAL registers and the data to be written should be placed in the EED register. The maximum data length for a page is 16 bytes. Note that when a data byte is written into the EED register, then the data in the EED register will be loaded into the internal page buffer and the current address value will automatically be incremented by one. When the page data is completely written into the page buffer, then the WREN bit in the EEC register should be set high to enable write operations and the WR bit must be immediately set high to initiate the EEPROM write process. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt enable bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that setting the WR bit high only will not initiate a write cycle if the WREN bit is not set.

As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended. After the write operation is finished, the WREN bit will be set low by hardware.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM interrupt is generated when an EEPROM erase or write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM erase or write cycle ends, the DEF request flag will be set. If the EEPROM interrupt is enabled and the stack is not full, a jump to the EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM interrupt request flag, DEF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.



When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read, erase or write operation is totally complete. Otherwise, the EEPROM read, erase or write operation will fail.

Programming Examples

Reading a Data Byte from the EEPROM – polling method

MOV A, 40H MOV MP1L, A	; setup memory pointer low byte MP1L ; MP1 points to EEC register
MOV A, 01H	; setup memory pointer high byte MP1H
MOV MP1H, A	
CLR IAR1.4	; clear MODE bit, select byte operation mode
MOV A, EEPROM_ADRES_H	; user defined high byte address
MOV EEAH, A	
MOV A, EEPROM_ADRES_L	; user defined low byte address
MOV EEAL, A	
SET IAR1.1	; set RDEN bit, enable read operations
SET IAR1.0	; start Read Cycle - set RD bit
BACK:	
SZ IAR1.0	; check for read cycle end
JMP BACK	
CLR IAR1	; disable EEPROM read function
CLR MP1H	
MOV A, EED	; move read data to register
MOV READ_DATA, A	

Reading a Data Page from the EEPROM – polling method

```
MOV A, 40H
                    ; setup memory pointer low byte MP1L
                   ; MP1 points to EEC register
MOV MP1L, A
MOV A, 01H
                     ; setup memory pointer high byte MP1H
MOV MP1H, A
SET IAR1.4
                     ; set MODE bit, select page operation mode
MOV A, EEPROM ADRES H ; user defined high byte address
MOV EEAH, A
MOV A, EEPROM ADRES L ; user defined low byte address
MOV EEAL, A
              ; set RDEN bit, enable read operations
SET IAR1.1
; ~~~~ The data length can be up to 16 bytes (Start) ~~~~
CALL READ
CALL READ
:
JMP PAGE READ FINISH
; ~~~~ The data length can be up to 16 bytes (End) ~~~~
READ:
SET IAR1.0
                    ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                    ; check for read cycle end
JMP BACK
MOV A, EED
                    ; move read data to register
MOV READ DATA, A
RET
:
```



PAGE READ FINISH: CLR IAR1 ; disable EEPROM read function CLR MP1H Erasing a Data Page to the EEPROM - polling method MOV A, 40H ; setup memory pointer low byte MP1L MOV MP1L, A ; MP1 points to EEC register MOV A, 01H ; setup memory pointer high byte MP1H MOV MP1H, A SET IAR1.4 ; set MODE bit, select page operation mode MOV A, EEPROM ADRES H ; user defined high byte address MOV EEAH, A MOV A, EEPROM ADRES L ; user defined low byte address MOV EEAL, A ; ~~~~ The data length can be up to 16 bytes (Start) ~~~~ CALL WRITE BUF CALL WRITE BUF : : JMP Erase START ; ~~~~ The data length can be up to 16 bytes (End) ~~~~ WRITE BUF: MOV A, EEPROM DATA ; user defined data, erase mode don't care data value MOV EED, A RET : Erase START: CLR EMI SET IAR1.6 ; set EREN bit, enable erase operations ; start Erase Cycle - set ER bit - executed immediately SET IAR1.5 ; after setting EREN bit SET EMI BACK: ; check for erase cycle end SZ IAR1.5 JMP BACK CLR MP1H Writing a Data Byte to the EEPROM - polling method MOV A, 40H ; setup memory pointer low byte MP1L MOV MP1L, A ; MP1 points to EEC register MOV A, 01H ; setup memory pointer high byte MP1H MOV MP1H, A ; clear MODE bit, select byte operation mode CLR IAR1.4 MOV A, EEPROM_ADRES_H ; user defined high byte address MOV EEAH, A MOV A, EEPROM_ADRES_L ; user defined low byte address MOV EEAL, A MOV A, EEPROM DATA ; user defined data MOV EED, A CLR EMI SET IAR1.3 ; set WREN bit, enable write operations SET IAR1.2 ; start Write Cycle - set WR bit - executed immediately ; after setting WREN bit SET EMI BACK: SZ IAR1.2 ; check for write cycle end JMP BACK CLR MP1H



Writing a Data Page to the EEPROM – polling method

; setup memory pointer low byte MP1L ; MP1 points to EEC register MOV A, 40H MOV MP1L, A ; setup memory pointer high byte MP1H MOV A, 01H MOV MP1H, A ; set MODE bit, select page operation mode SET IAR1.4 MOV A, EEPROM_ADRES_H ; user defined high byte address MOV EEAH, A MOV A, EEPROM_ADRES_L ; user defined low byte address MOV EEAL, A ; ~~~~ The data length can be up to 16 bytes (Start) ~~~~ CALL WRITE BUF CALL WRITE BUF : : JMP WRITE START ; ~~~~ The data length can be up to 16 bytes (End) ~~~~ WRITE BUF: MOV A, EEPROM DATA ; user defined data MOV EED, A RET : WRITE START: CLR EMI SET IAR1.3 ; set WREN bit, enable write operations ; start Write Cycle - set WR bit - executed immediately SET IAR1.2 ; after setting WREN bit SET EMI BACK: SZ IAR1.2 ; check for write cycle end JMP BACK CLR MP1H



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration option and relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency	Pins
Internal High Speed RC	HIRC	8/12/16MHz	—
Internal Low Speed RC	LIRC	32kHz	_
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2


Oscillator Types

System Clock Configurations

There are three methods of generating the system clock, one high speed oscillator and two low speed oscillators. The high speed oscillator is the internal 8/12/16MHz RC oscillator, HIRC. The two low speed oscillators are the internal 32kHz RC oscillator, LIRC, and the external 32.768kHz crystal oscillator, LXT. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.





System Clock Configurations

Internal High Speed RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 8MHz, 12MHz and 16MHz, which are selected by the HIRC1~HIRC0 bits in the HIRCC register. These bits must also be setup to match the selected configuration option frequency to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz Oscillator is one of the low frequency oscillator choices, which is selected by the FSS bit in the SCC register. It is a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

External 32.768 kHz Crystal Oscillator – LXT

The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected by the FSS bit in the SCC register. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in




the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, R_P, is required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R_P, C1 and C2 are required. 2. Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

	External LXT Oscillator				
LXT	Oscillator C1 and C2 Va	lues			
)scillator					

Crystal Oscillator Frequency	C1	C2
32.768kHz	10pF	10pF
Note: 1. C1 and C2 value 2. R _P =5M~10MΩ is		

32.768kHz Crystal Recommended Capacitor Values

LXT Oscillator Low Power Function

The LXT oscillator can function in one of three modes, the Quick Start Mode, the Low Power Mode and the High ESR Mode. The mode selection is executed using the LXTSP[1:0] bits in the LXTC register.

LXTS	P[1:0]	LXT Operating Mode
0	1	Quick Start, C _L =6pF ESR=30k Ω
0	0	Low Power, C∟=6pF ESR=30kΩ
1	х	High ESR, C∟=7pF ESR=90kΩ (No Low Power/Quick Start distinction)

"x": don't care

When the LXTSP[1:0] bits are set to 01B, the LXT Quick Start Mode will be enabled. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up, it can be placed into the Low Power Mode by setting the LXTSP[1:0] bits to 00B and the oscillator will continue to run but with reduced current consumption. If the LXTSP[1:0]



bits are set to other values, the LXT oscillator will be in the high ESR mode. It is important to note that the LXT operating mode switching must be properly controlled before the LXT oscillator clock is selected as the system clock source. Once the LXT oscillator clock is selected as the system clock source using the CKS bit field and FSS bit in the SCC register, the LXT oscillator operating mode can not be changed.

It should be note that no matter what condition the LXTSP[1:0] bits are set to, the LXT oscillator will always function normally. The only difference is that it will take more time to start up if in the Low Power Mode.

Operating Modes and System Clocks


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, f_H , or low frequency, f_{SUB} , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the internal clock f_{SUB} . If f_{SUB} is selected then it can be sourced by either the LXT or LIRC oscillator, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2 \sim f_H/64$.





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	on CPU Register Setting		tting	fsys	fн	f sub	flirc			
Mode	CPU	FHIDEN FSIDEN CKS2~CKS0		ISYS	IH	ISUB	LIRC			
FAST	On	х	х	000~110	f _H ∼f _H /64	On	On	On		
SLOW	On	х	х	111	fsub	On/Off ⁽¹⁾	On	On		
IDLE0	0#	Off 0	1	000~110	Off	Off	On	On		
IDLEU				111	On	OII				
IDLE1	Off	1	1	XXX	On	On	On	On		
IDLE2	0"	0"	_E2 Off	1	0	000~110	On	On	Off	
IDLEZ			0	111	Off	OII	Oli	On		
SLEEP	Off	0	0	XXX	Off	Off	Off	On (2)		

"x": don't care

- Note: 1. The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
 - 2. In the SLEEP mode, the f_{LIRC} clock is on as the WDT function is always enabled.



FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source coming from the HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock continues to operate as the WDT function is always enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC, HIRCC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SCC	CKS2	CKS1	CKS0			FSS	FHIDEN	FSIDEN			
HIRCC	_	_	_	_	HIRC1	HIRC0	HIRCF	HIRCEN			
LXTC	—	—	—	—	LXTSP1	LXTSP0	LXTF	LXTEN			

System Operating Mode Control Register List



SCC Register

Bit	7	6	5	4	3	2	1	0		
Name	CKS2	CKS1	CKS0	—	_	FSS	FHIDEN	FSIDEN		
R/W	R/W	R/W	R/W	—	—	R/W	R/W	R/W		
POR	0	0	0	—	—	0	0	0		
Bit 7~5	$\label{eq:cks2-CKS0: System clock selection} \\ 000: f_H \\ 001: f_{H/2} \\ 010: f_{H/4} \\ 011: f_{H/8} \\ 100: f_{H/16} \\ 101: f_{H/32} \\ 110: f_{H/64} \\ 111: f_{SUB} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$									
Bit 4~3	of the high speed system oscillator can also be chosen as the system clock source. Unimplemented, read as "0"									
Bit 2	FSS: Low frequency oscillator selection 0: LIRC 1: LXT									
Bit 1	 FHIDEN: High frequency oscillator control when CPU is switched off 0: Disable 1: Enable This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction. 									
Bit 0	 FSIDEN: Low frequency oscillator control when CPU is switched off 0: Disable 1: Enable This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction. 									
Note: A cer			-	-			ched to the	target clock		

lote: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits or FSS bit. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time= $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	HIRC1	HIRC0	HIRCF	HIRCEN
R/W	—	—	—	—	R/W	R/W	R	R/W
POR	_	—	—	—	0	0	0	1

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

- 00: 8MHz
- 01: 12MHz
- 10: 16MHz
- 11: 8MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set to 1.



It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

- Bit 1 **HIRCF**: HIRC oscillator stable flag
 - 0: Unstable
 - 1: Stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0

0: Disable

1: Enable

LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	LXTSP1	LXTSP0	LXTF	LXTEN
R/W	_	_	—	—	R/W	R/W	R	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 LXTSP1~LXTSP0: LXT oscillator quick start control

HIRCEN: HIRC oscillator enable control

00: Low Power

01: Quick Start

1x: High ESR mode

These bits are used to control whether the LXT oscillator is operating in the low power, quick start or high ESR mode. When the LXTSP[1:0] bits are set to 01B, the LXT oscillator will oscillate quickly but consume more power. If the LXTSP[1:0] bits are cleared to 00B, the LXT oscillator will consume less power but take longer time to stablise. If the LXTSP[1:0] bits are set to other values, the LXT oscillator will be in the high ESR mode. It is important to note that these bits can not be changed after the LXT oscillator is selected as the system clock source using the CKS2~CKS0 and FSS bits in the SCC register.

- Bit 1 LXTF: LXT oscillator stable flag
 - 0: Unstable
 - 1: Stable

This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.


- Bit 0 **LXTEN**: LXT oscillator enable control
 - 0: Disable
 - 1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Mode to the SLEEP/IDLE Mode is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.






FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires the selected oscillator to be stable before full mode switching occurs.






SLOW Mode to FAST Mode Switching

In the SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in the SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:



- The $f_{\rm H}$ clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to



external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on and if the system clock is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the SLEEP or IDLE mode and the PDF flag will be set high. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Time-out hardware reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with VDD, temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required time-out period as well as the enable WDT and reset MCU operations.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set to 1.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: $2^8/f_{\text{LIRC}}$ $001: 2^{10}/f_{LIRC}$ 010: $2^{12}/f_{LIRC}$ $011: 2^{14}/f_{LIRC}$ $100:\,2^{15}\!/f_{\rm LIRC}$ 101: 216/fLIRC 110: 217/fLIRC 111: 2¹⁸/f_{LIRC}

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the time-out period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	RSTF	LVRF	LRF	WRF
R/W	—	_	—	—	R/W	R/W	R/W	R/W
POR	_	_		_	0	х	0	0

"x": unknown

Bit 7~4	Unimplemented, read as "0"
Bit 3	RSTF: Reset control register software reset flag
	Refer to the Internal Reset Control section.
Bit 2	LVRF: LVR function reset flag
	Refer to the Low Voltage Reset section.
Bit 1	LRF: LVRC register software reset flag
	Refer to the Low Voltage Reset section.

¹⁰¹⁰¹ or 01010: Enable Other values: Reset MCU



Bit 0 WRF: WDTC register software reset flag

0: Not occurred

1: Occurred

This bit is set high by the WDTC register software reset and cleared to zero by the application program. Note that this bit can only be cleared to zero by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the Watchdog Timer enable control and the MCU reset. If the WE4~WE0 bits value are equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which could be caused by adverse environmental conditions such as noise, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.


WE4~WE0 Bits	WDT Function
01010B or 10101B	Enable
Any other value	Reset MCU

Watchdog Timer Function Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the STATUS register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC register software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being set.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Power-on Reset Timing Chart

Internal Reset Control

There is an internal reset control register, RSTC, which is used to provide a reset when the device operates abnormally due to the environmental noise interference. If the content of the RSTC register is set to any value other than 01010101B or 10101010B, it will reset the device after a delay time, t_{SRESET} . After power on the register will have a value of 01010101B.

RSTC7~RSTC0 Bits	Reset Function				
01010101B	No operation				
10101010B	No operation				
Any other value	Reset MCU				

Internal Reset Function Control



RSTC Register

Bit	7	6	5	4	3	2	1	0
Name	RSTC7	RSTC6	RSTC5	RSTC4	RSTC3	RSTC2	RSTC1	RSTC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 **RSTC7~RSTC0**: Reset function control

01010101: No operation

10101010: No operation

Other values: Reset MCU

If these bits are changed due to adverse environmental conditions, the microcontroller will be reset. The reset operation will be activated after a delay time, t_{SRESET} and the RSTF bit in the RSTFC register will be set to 1.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	RSTF	LVRF	LRF	WRF
R/W	—	_	—	—	R/W	R/W	R/W	R/W
POR	_	—	—	_	0	х	0	0

"x": unknown

Bit 7~4 Unimplemented, read as "0"


Bit 3	RSTF: Reset control register software reset flag
	0: Not occurred
	1: Occurred
	This bit is set high by the RSTC control register software reset and cleared to zero
	by the application program. Note that this bit can only be cleared to zero by the
	application program.
Bit 2	LVRF: LVR function reset flag
	Refer to the Low Voltage Reset section.
Bit 1	LRF: LVRC register software reset flag
	Refer to the Low Voltage Reset section.
Bit 0	WRF: WDTC register software reset flag
	Refer to the Watchdog Timer Control Register section.

Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level.

The LVR function can be enabled or disabled by the LVRC control register. If the LVRC control register is configured to enable the LVR function, the LVR function will be always enabled in the FAST or SLOW mode with a specific LVR voltage V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR/LVD Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. The actual V_{LVR} value can be selected by the LVS bits in the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01100110B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.





Low Voltage Reset Registers

The LVRC and TLVRC registers are used to control the Low Voltage Reset function.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
LVRC	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0		
TLVRC		_	—	—	—	_	TLVR1	TLVR0		

Low Voltage Reset Register List

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	1	0	0	1	1	0

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

LIST LISTILIE
01100110: 1.7V
01010101: 1.9V
00110011: 2.55V
10011001: 3.15V
10101010: 3.8V
11110000: LVR disable
Other values: Generates

Other values: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the five defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. The actual t_{LVR} value can be selected by the TLVR1~TLVR0 bits in the TLVRC register. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 11110000B and the five defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET} . However in this situation the register contents will be reset to the POR value.

TLVRC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	TLVR1	TLVR0
R/W	—	—	—	—	_	—	R/W	R/W
POR	—	_	—	—	—	—	0	1

Bit 7~2 Unimplemented, read as "0"

the first of the f

Bit 1~0 TLVR1~TLVR0: Minimum low voltage width to reset time (t_{LVR}) selection

- 00: $(7 \sim 8) \times t_{LIRC}$
- 01: (31~32)×t_{LIRC}
- 10: (63~64)×t_{LIRC}
- 11: (127~128)×t_{LIRC}



RSTFC Register


Bit	7	6	5	4	3	2	1	0			
Name		_	—		RSTF	LVRF	LRF	WRF			
R/W				_	R/W	R/W	R/W	R/W			
POR			—	—	0	х	0	0			
Bit 7~4	"x": unknown Unimplemented, read as "0"										
Bit 3	RSTF: R	leset contro	l register so	oftware rese	et flag						
	Refer to	the Internal	Reset Con	trol section							
Bit 2	LVRF: LVR function reset flag 0: Not occurred 1: Occurred This bit is set high when a specific Low Voltage Reset condition occurs. This bit can										
Bit 1	 This bit is set high when a specific Low Voltage Reset condition occurs. This bit can only be cleared to zero by the application program. LRF: LVRC register software reset flag 0: Not occurred 1: Occurred 										
	This bit is set high if the LVRC register contains any non-defined register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.										
Bit 0		-	ter software	-	ister section	L.					

IAP Reset

When a specific value of "55H" is written into the FC1 register, a reset signal will be generated to reset the whole device. Refer to the In Application Programming section for more associated details.

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operations in the FAST or SLOW mode is the same as the hardware Low Voltage Reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table.

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	0000 0000	0000 0000	uuuu uuuu
MP0	0000 0000	0000 0000	uuuu uuuu
IAR1	0000 0000	0000 0000	uuuu uuuu
MP1L	0000 0000	0000 0000	uuuu uuuu
MP1H	0000 0000	0000 0000	uuuu uuuu
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu
ТВНР	x x x x	uuuu	uuuu
STATUS	xx00 xxxx	uu1u uuuu	uu11 uuuu
IAR2	0000 0000	0000 0000	uuuu uuuu
MP2L	0000 0000	0000 0000	uuuu uuuu
MP2H	0000 0000	0000 0000	uuuu uuuu
RSTFC	0 x 0 0	uuuu	uuuu
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	uuuu uuuu
PA	1111 1111	1111 1111	uuuu uuuu



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)		
PAC	1111 1111	1111 1111	uuuu uuuu		
PAPU	0000 0000	0000 0000	uuuu uuuu		
PAWU	0000 0000	0000 0000	uuuu uuuu		
SLEDC0	01 0010	01 0010	uu uuuu		
SLEDC1	01 0010	01 0010	uu uuuu		
WDTC	0101 0011	0101 0011	uuuu uuuu		
TB0C	0000	0000	uuuu		
PSCOR	00	00	u u		
LVRC	0110 0110	0110 0110	uuuu uuuu		
LVPUC	0	0	u		
LXTC	0000	0000	uuuu		
PB	1111 1111	1111 1111	uuuu uuuu		
PBC	1111 1111	1111 1111	uuuu uuuu		
PBPU	0000 0000	0000 0000			
licco	000-	000-	uuu-		
IICC1	1000 0001	1000 0001			
licd	XXXX XXXX				
lica	0000 000-	0000 000-			
ІІСТОС	0000 0000	0000 0000			
SLEDC2	01 0010	01 0010			
SLEDC2		xxxx x010	uu uuuu		
	xxxx x010				
SADC0	0000 0000	0000 0000			
SADC1	0000 -000	0000 -000	uuuu -uuu		
SADC2	00 0000	00 0000	uu uuuu		
SADOL	x x x x	x x x x	uuuu (ADRFS=0)		
			(ADRFS=1)		
SADOH	XXXX XXXX	×××× ××××	uuuu uuuu (ADRFS=0)		
CABOIT			uuuu (ADRFS=1)		
IFS0	0000 0000	0000 0000	uuuu uuuu		
IFS1	000	000	u u u		
SCC	000000	000000	uuuuuu		
TLVRC	01	01	u u		
LVDC	0000 -000	0000 -000	uuuu -uuu		
HIRCC	0001	0001	uuuu		
PC	11	1 1	u u		
PCC	11	11	u u		
PCPU	0 0	0 0	u u		
MFI0	0000 0000	0000 0000	uuuu uuuu		
MFI1	0000	0000	uuuu		
PD	1111 1111	1111 1111	uuuu uuuu		
PDC	1111 1111	1111 1111			
PDPU	0000 0000	0000 0000			
EEAL	0000 0000	0000 0000			
EEAH	0	0	u		



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
EED	0000 0000	0000 0000	uuuu uuuu
TKTMR	0000 0000	0000 0000	uuuu uuuu
TKC0	-000 0000	-000 0000	-uuu uuuu
TK16DL	0000 0000	0000 0000	uuuu uuuu
TK16DH	0000 0000	0000 0000	uuuu uuuu
TKC1	11	11	u u
TKM016DL	0000 0000	0000 0000	uuuu uuuu
TKM016DH	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	00	00	u u
TKM0C0	0000 0000	0000 0000	uuuu uuuu
TKM0C1	0-00 0000	0-00 0000	u-uu uuuu
TKM116DL	0000 0000	0000 0000	uuuu uuuu
TKM116DH	0000 0000	0000 0000	uuuu uuuu
TKM1ROL	0000 0000	0000 0000	uuuu uuuu
TKM1ROH	00	00	u u
TKM1C0	0000 0000	0000 0000	uuuu uuuu
TKM1C1	0-00 0000	0-00 0000	u-uu uuuu
TKM216DL	0000 0000	0000 0000	uuuu uuuu
TKM216DH	0000 0000	0000 0000	uuuu uuuu
TKM2ROL	0000 0000	0000 0000	uuuu uuuu
TKM2ROH	00	00	u u
TKM2C0	0000 0000	0000 0000	uuuu uuuu
TKM2C1	0-00 0000	0-00 0000	u-uu uuuu
CTM0C0	0000 0000	0000 0000	uuuu uuuu
CTM0C1	0000 0000	0000 0000	uuuu uuuu
CTM0DL	0000 0000	0000 0000	uuuu uuuu
CTM0DH	00	00	u u
CTM0AL	0000 0000	0000 0000	uuuu uuuu
CTM0AH	0 0	0 0	u u
PTMC0	0000 0	0000 0	uuuu u
PTMC1	0000 0000	0000 0000	uuuu uuuu
PTMDL	0000 0000	0000 0000	uuuu uuuu
PTMDH	00	00	u u
PTMAL	0000 0000	0000 0000	uuuu uuuu
PTMAH	00	00	u u
PTMRPL	0000 0000	0000 0000	uuuu uuuu
PTMRPH	00	0 0	u u
CTM1C0	0000 0000	0000 0000	uuuu uuuu
CTM1C1	0000 0000	0000 0000	uuuu uuuu
CTM1DL	0000 0000	0000 0000	uuuu uuuu
CTM1DH	0 0	0 0	u u
CTM1AL	0000 0000	0000 0000	uuuu uuuu
CTM1AH	00	0 0	u u
CTM2C0	0000 0000	0000 0000	
CTM2C1	0000 0000	0000 0000	
CTM2DL	0000 0000	0000 0000	



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)		
CTM2DH	00	00	u u		
CTM2AL	0000 0000	0000 0000	uuuu uuuu		
CTM2AH	00	00	u u		
INTEG	00	00	u u		
PSC1R	00	00	u u		
TB1C	0000	0000	uuuu		
CTM3C0	0000 0000	0000 0000	uuuu uuuu		
CTM3C1	0000 0000	0000 0000	uuuu uuuu		
CTM3DL	0000 0000	0000 0000	uuuu uuuu		
CTM3DH	0 0	0 0	u u		
CTM3AL	0000 0000	0000 0000			
СТМЗАН	0 0	0 0	u u		
PANS	00-0-0	00-0-0	uu -u-u		
PDNS	0000 00	0000 00			
ORMC	0000 0000	0000 0000			
VBGRC	0	0	u		
RSTC	0101 0101	0101 0101	uuuuuuu		
USR	0000 1011	0000 1011			
UCR1	0000 00x0	0000 00x0	uuuu uuuu		
UCR2	0000 0000	0000 0000	<u>uuuu uuuu</u>		
UCR3	0	0	u		
BRDH	0000 0000	0000 0000	uuuu uuuu		
BRDL	0000 0000	0000 0000	uuuu uuuu		
UFCR	00 0000	00 0000	uu uuuu		
TXR_RXR	XXXX XXXX	XXXX XXXX	uuuu uuuu		
RxCNT	000	000	uuu		
EEC	0000 0000	0000 0000	uuuu uuuu		
FC0	0000 0000	0000 0000	uuuu uuuu		
FC1	0000 0000	0000 0000	uuuu uuuu		
FC2	00	00	u u		
FARL	0000 0000	0000 0000	uuuu uuuu		
FARH	0000	0000	uuuu		
FD0L	0000 0000	0000 0000	uuuu uuuu		
FD0H	0000 0000	0000 0000	uuuu uuuu		
FD1L	0000 0000	0000 0000	uuuu uuuu		
FD1H	0000 0000	0000 0000	uuuu uuuu		
FD2L	0000 0000	0000 0000	uuuu uuuu		
FD2H	0000 0000	0000 0000	uuuu uuuu		
FD3L	0000 0000	0000 0000	uuuu uuuu		
FD3H	0000 0000	0000 0000	uuuu uuuu		
PAS0	0000 0000	0000 0000	uuuu uuuu		
PAS1	0000 0000	0000 0000	uuuu uuuu		
PBS0	0000 0000	0000 0000	uuuu uuuu		
PBS1	0000 0000	0000 0000			
PCS0	0000	0000	uuuu		
PDS0	0000 0000	0000 0000			
PDS1	0000 0000	0000 0000			



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
PCRL	0000 0000	0000 0000	uuuu uuuu
PCRH	0000	0000	uuuu
STKPTR	0000	0000	u000
IECC	0000 0000	0000 0000	uuuu uuuu
CRCCR	0	0	u
CRCIN	0000 0000	0000 0000	uuuu uuuu
CRCDL	0000 0000	0000 0000	uuuu uuuu
CRCDH	0000 0000	0000 0000	uuuu uuuu

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where "m" denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	_	_	_	_	_	_	PC1	PC0
PCC	—	—	—	—	_	_	PCC1	PCC0
PCPU	_	_	_	_	_	_	PCPU1	PCPU0
PD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PDC	PDC7	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
PDPU	PDPU7	PDPU6	PDPU5	PDPU4	PDPU3	PDPU2	PDPU1	PDPU0
LVPUC			_			_		LVPU

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor.

"-": Unimplemented, read as "0"



These pull-high resistors are selected using the PxPU and LVPUC registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistors value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" is the Port name which can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	_	—	_	LVPU
R/W	—	—	—	—	—	—	—	R/W
POR	_	—	—	—	_	—	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 LVPU: Pull-high resistor selection when low voltage power supply

0: All pin pull-high resistors are $60k\Omega$ @ 3V

1: All pin pull-high resistors are $15k\Omega @ 3V$

This bit is used to select the pull-high resistor value for low voltage power supply applications. The LVPU bit is only available when the corresponding pin pull-high function is enabled by setting the relevant pull-high control bit high. This bit will have no effect when the pull-high function is disabled.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.



PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: Port A pin wake-up function control

0: Disable

1: Enable

I/O Port Control Registers

Each I/O Port has its own control register which controls the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" is the Port name which can be A, B, C and D. However, the actual available bits for each I/O Port may be different.

I/O Port Source Current Selection

The device supports different output source current driving capability for each I/O port. With the selection register, SLEDCn, specific I/O port can support eight levels of the source current driving capability. These source current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output source current for different applications.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SLEDC0			SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00			
SLEDC1	_	_	SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10			
SLEDC2	—	—	SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20			
SLEDC3	—		_	—	—	SLEDC32	SLEDC31	SLEDC30			

I/O Port Source Current Selection Register List



SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—		0	1	0	0	1	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 SLEDC05~SLEDC03: PA7~PA4 source current selection

000: Source current=Level 0 (Min.)

001: Source current=Level 1

010: Source current=Level 2 (Default)

011: Source current=Level 3

100: Source current=Level 4

- 101: Source current=Level 5
- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

Bit 2~0 SLEDC02~SLEDC00: PA3~PA0 source current selection

000: Source current=Level 0 (Min.)

001: Source current=Level 1

010: Source current=Level 2 (Default)

011: Source current=Level 3

100: Source current=Level 4

101: Source current=Level 5

- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_		SLEDC15	SLEDC14	SLEDC13	SLEDC12	SLEDC11	SLEDC10
R/W	_		R/W	R/W	R/W	R/W	R/W	R/W
POR			0	1	0	0	1	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 SLEDC15~SLEDC13: PB7~PB4 source current selection

- 000: Source current=Level 0 (Min.)
- 001: Source current=Level 1

010: Source current=Level 2 (Default)

- 011: Source current=Level 3
- 100: Source current=Level 4
- 101: Source current=Level 5
- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

Bit 2~0 SLEDC12~SLEDC10: PB3~PB0 source current selection

- 000: Source current=Level 0 (Min.)
- 001: Source current=Level 1

010: Source current=Level 2 (Default)

- 011: Source current=Level 3
- 100: Source current=Level 4
- 101: Source current=Level 5
- 110: Source current=Level 6

111: Source current=Level 7 (Max.)



SLEDC2 Register

	Bit	7	6	5	4	3	2	1	0
N	lame	_		SLEDC25	SLEDC24	SLEDC23	SLEDC22	SLEDC21	SLEDC20
F	R/W	—		R/W	R/W	R/W	R/W	R/W	R/W
F	POR	_		0	1	0	0	1	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 SLEDC25~SLEDC23: PD3~PD0 source current selection

000: Source current=Level 0 (Min.)

001: Source current=Level 1

010: Source current=Level 2 (Default)

- 011: Source current=Level 3
- 100: Source current=Level 4
- 101: Source current=Level 5
- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

Bit 2~0 SLEDC22~SLEDC20: PC1~PC0 source current selection

- 000: Source current=Level 0 (Min.)
- 001: Source current=Level 1
- 010: Source current=Level 2 (Default)
- 011: Source current=Level 3
- 100: Source current=Level 4
- 101: Source current=Level 5
- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

SLEDC3 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	SLEDC32	SLEDC31	SLEDC30
R/W	_	_	—	—	—	R/W	R/W	R/W
POR	х	х	х	х	х	0	1	0

"x": unknown

Bit 7~3 Unimplemented, read as "x"

Bit 2~0 SLEDC32~SLEDC30: PD7~PD4 source current selection

- 000: Source current=Level 0 (Min.)
- 001: Source current=Level 1
- 010: Source current=Level 2 (Default)
- 011: Source current=Level 3
- 100: Source current=Level 4
- 101: Source current=Level 5
- 110: Source current=Level 6
- 111: Source current=Level 7 (Max.)

I/O Port Sink Current Selection

The device supports different output sink current driving capability for PA and PD ports. With the selection register, PxNS, specific I/O port can support two levels of the sink current driving capability. These sink current selection bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to select the desired output sink current for different applications.



Register	Bit							
Name	7	6	5	4	3	2	1	0
PANS			PANS5	PANS4	_	PANS2	_	PANS0
PDNS	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	_	_

I/O Port Sink Current Selection Register List

PANS Register

Bit	7	6	5	4	3	2	1	0	
Name	—	—	PANS5	PANS4	—	PANS2	—	PANS0	
R/W	_	_	R/W	R/W	_	R/W	_	R/W	
POR	—	_	0	0	_	0	_	0	

Bit 7~6	Unimplemented, read as "0"
Bit 5	PANS5: PA5 sink current selection (NMOS adjust)
	0: Sink current=Level 0 (Min.)
	1: Sink current=Level 1 (Max.)
Bit 4	PANS4: PA4 sink current selection (NMOS adjust)
	0: Sink current=Level 0 (Min.)
	1: Sink current=Level 1 (Max.)
Bit 3	Unimplemented, read as "0"
Bit 2	PANS2: PA2 sink current selection (NMOS adjust)
	0: Sink current=Level 0 (Min.)
	1: Sink current=Level 1 (Max.)
Bit 1	Unimplemented, read as "0"
Bit 0	PANS0: PA0 sink current selection (NMOS adjust)
	0: Sink current=Level 0 (Min.)
	1: Sink current=Level 1 (Max.)

PDNS Register

- DNJ Ke		•	-		•			•		
Bit	7	6	5	4	3	2	1	0		
Name	PDNS7	PDNS6	PDNS5	PDNS4	PDNS3	PDNS2	—			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	—	—		
POR	0	0	0	0	0	0				
Bit 7	0: Sinl	PDNS7: PD7 sink current selection (NMOS adjust) 0: Sink current=Level 0 (Min.)								
Bit 6	PDNS6 : 0: Sink	 Sink current=Level 1 (Max.) PDNS6: PD6 sink current selection (NMOS adjust) 0: Sink current=Level 0 (Min.) 1: Sink current=Level 1 (Max.) 								
Bit 5	0: Sink	PD5 sink c c current=L c current=L	evel 0 (Mir	n.)	OS adjust)					
Bit 4	0: Sinl	PD4 sink c c current=L c current=L	evel 0 (Mir	n.)	OS adjust)					
Bit 3	PDNS3: 0: Sink	PDNS3: PD3 sink current selection (NMOS adjust) 0: Sink current=Level 0 (Min.) 1: Sink current=Level 1 (Max.)								
Bit 2	PDNS2: PD2 sink current selection (NMOS adjust) 0: Sink current=Level 0 (Min.) 1: Sink current=Level 1 (Max.)									
Bit 1~0	Unimple	mented, rea	d as "0"							



Pin-shared Function

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" output function Selection register "n", labeled as PxSn, and Input Function Selection register "i", labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as INT, xTCKn, PTPI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
PCS0	—	—	—	_	PCS03	PCS02	PCS01	PCS00
PDS0	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00
PDS1	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10
IFS0	CTCK1PS	CTCK0PS	SDAPS1	SDAPS0	SCLPS1	SCLPS0	RXPS1	RXPS0
IFS1	—	—	—	_	—	INTPS	CTCK3PS	CTCK2PS

Pin-shared Function Selection Register List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3 01: SDA

> 10: TX 11: XT2



PAS05~PAS04: PA2 Pin-Shared function selection Bit 5~4 00: PA2/CTCK2 01: PTPB 10: CTP1B 11: CTP2 PAS03~PAS02: PA1 Pin-Shared function selection Bit 3~2 00: PA1 01: SCL 10: RX/TX 11: XT1 PAS01~PAS00: PA0 Pin-Shared function selection Bit 1~0 00: PA0/CTCK3 01: CTP0B 10: CTP1 11: CTP3B

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PAS17~PAS16: PA7 Pin-Shared function selection 00: PA7/CTCK3 01: KEY12 10: SDA 11: TX
Bit 5~4	PAS15~PAS14: PA6 Pin-Shared function selection 00: PA6/CTCK2 01: KEY11 10: SCL 11: RX/TX
Bit 3~2	PAS13~PAS12: PA5 Pin-Shared function selection 00: PA5/PTCK/CTCK0 01: CTP0B 10: CTP3 11: PTPB
Bit 1~0	PAS11~PAS10: PA4 Pin-Shared function selection 00: PA4/PTPI/INT/CTCK1 01: CTP0 10: CTP2B 11: PTP
PBS0 Reg	yister

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PBS07~PBS06: PB3 Pin-Shared function selection

00: PB3 01: KEY4 10: PB3 11: PB3



Bit 5~4	PBS05~PBS04: PB2 Pin-Shared function selection
	00: PB2
	01: KEY3
	10: PB2
	11: PB2
Bit 3~2	PBS03~PBS02: PB1 Pin-Shared function selection
	00: PB1
	01: KEY2
	10: PB1
	11: PB1
Bit 1~0	PBS01~PBS00: PB0 Pin-Shared function selection
	00: PB0
	01: KEY1
	10: PB0
	11: PB0

PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PBS17~PBS16: PB7 Pin-Shared function selection
	00: PB7
	01: KEY8
	10: CTP0
	11: CTP3B
Bit 5~4	PBS15~PBS14: PB6 Pin-Shared function selection
	00: PB6
	01: KEY7
	10: CTP1
	11: CTP2B
Bit 3~2	PBS13~PBS12: PB5 Pin-Shared function selection
	00: PB5
	01: KEY6
	10: CTP2
	11: CTP1B
Bit 1~0	PBS11~PBS10: PB4 Pin-Shared function selection
	00: PB4
	01: KEY5
	10: CTP3
	11: CTP0B

PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PCS03	PCS02	PCS01	PCS00
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PCS03~PCS02**: PC1 Pin-Shared function selection 00: PC1/CTCK1 01: KEY10 10: CTP0 11: CTP2



Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection

00: PC0/CTCK0
01: KEY9

- 10: CTP1 11: CTP3
- PDS0 Register

Bit	7	6	5	4	3	2	1	0		
Name	PDS07	PDS06	PDS05	PDS04	PDS03	PDS02	PDS01	PDS00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
8it 7~6	PDS07~4 00: PD 01: AN 10: CT 11: CT	N3 TP1	3 Pin-Sharo	ed function	selection					
Bit 5~4		PDS04 : PD 02 02 02 02 02	2 Pin-Share	ed function	selection					
Bit 3~2	PDS03~1 00: PD 01: AN 10: SD 11: TX	N1 DA	1 Pin-Sharo	ed function	selection					
it 1~0	00: PE 01: AN 10: SC	11: 1X PDS01~PDS00 : PD0 Pin-Shared function selection 00: PD0 01: AN0 10: SCL 11: RX/TX								
DS1 Re	gister									
Bit	7	6	5	4	3	2	1	0		
Name	PDS17	PDS16	PDS15	PDS14	PDS13	PDS12	PDS11	PDS10		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
3it 7~6	00: PE 01: AN	J7	7 Pin-Share	ed function	selection					
	10: SE 11: TX									

00: PD6	
01: AN6	
10: SCL	

- 11: RX/TX
- Bit 3~2 PDS13~PDS12: PD5 Pin-Shared function selection
 - 00: PD5/INT
 - 01: AN5
 - 10: VREFI 11: PTP

Rev. 1.21



Bit 1~0 PDS11~PDS10: PD4 Pin-Shared function selection

00:	PD4
01:	AN4

10: VREF 11: CTP3

IFS0 Register

Bit	7	6	5	4	3	2	1	0	
Name	CTCK1PS	CTCK0PS	SDAPS1	SDAPS0	SCLPS1	SCLPS0	RXPS1	RXPS0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	CTCK11 0: PC1 1: PA4	PS: CTCK1	input sourc	e pin selec	tion				
Bit 6	CTCK0PS: CTCK0 input source pin selection 0: PA5 1: PC0								
Bit 5~4	SDAPS1~SDIPS0 : SDA input source pin selection 00: PD7 01: PA3 10: PD1								
Bit 3~2	 11: PA7 SCLPS1~SCKPS0: SCL input source pin selection 00: PD6 01: PA1 10: PD0 11: PA6 								
Bit 1~0	RXPS1~ 00: PA 01: PD 10: PA 11: PD	0 6	X/TX input	source pin	selection				

IFS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	_	—	INTPS	CTCK3PS	CTCK2PS
R/W	_	_	—	_	—	R/W	R/W	R/W
POR	—	—	—	—	—	0	0	0

- Bit 7~3 Unimplemented, read as "0"
- Bit 2 INTPS: INT input source pin selection


0: PA4

- 1: PD5
- Bit 1 CTCK3PS: CTCK3 input source pin selection 0: PA7
 - 1: PA0
- Bit 0 CTCK2PS: CTCK2 input source pin selection 0: PA6
 - 0: PA0 1. DA 2
 - 1: PA2



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



READ PORT Function

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC 60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov acc, Px" is executed where the "x" stands for the corresponding I/O port name.

Note that the READ PORT mode can only control the input path and will not affect the pin-shared function assignment and the current MCU operation. However, when the IECC register content is set to any other values rather than "11001010", the IECM internal signal will be cleared to 0 to disable the READ PORT function, and the reading path will be from the data latch. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function.

IECC Register

Bit	7	6	5	4	3	2	1	0
Name	IECS7	IECS6	IECS5	IECS4	IECS3	IECS2	IECS1	IECS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 IECS7~IECS0: READ PORT function enable control bit 7 ~ bit 0

11001010: IECM=1 – READ PORT function is enabled


Others: IECM=0 - READ PORT function is disabled

READ PORT Function	Disa	bled	Enabled		
Port Control Register Bit – PxC.n	1	0	1	0	
I/O Function	Pin value				
Digital Input Function	FIII value				
Digital Output Function (except I ² C and UART)	0	Data latch	Pin value		
I ² C: SDA, SCL UART: RX/TX	Pin value	value		Fill value	
Analog Function	0				

Note: The value in the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN7~AN0, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.



A/D Channel Input Path Internally Connection



Programming Considerations

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact and Periodic TM sections.

Introduction

The device contains five TMs and each individual TM can be categorised as a certain type, namely Compact Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact and Periodic TMs will be described in this section and the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the two types of TMs are summarised in the accompanying table.

TM Function	СТМ	PTM
Timer/Counter	\checkmark	\checkmark
Input Capture		\checkmark
Compare Match Output	\checkmark	\checkmark
PWM Output	\checkmark	\checkmark
Single Pulse Output		\checkmark
PWM Alignment	Edge	Edge
PWM Adjustment Period & Duty	Duty or Period	Duty or Period

TM Function Summary



TM Operation

The different types of TMs offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTnCK2~xTnCK0 bits in the xTMn control registers, where "x" stands for C or P type TM and "n" stands for the specific TM serial number. For the PTM there is no serial number "n" in the relevant pins, registers and control bits since there is only one PTM in the device. The clock source can be a ratio of the system clock, f_{SYS} , or the internal high clock, f_{H} , the f_{SUB} clock source or the external xTCKn pin. The xTCKn pin clock source is used to allow an external signal to drive the TM as an external clock source for event counting.

TM Interrupts

The Compact or Periodic type TM each has two internal interrupts, one for each of the internal comparator A or comparator P, which generates a TM interrupt when a compare match condition occurs. When a TM interrupt is generated, it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one input pin with the label xTCKn while the Periodic TM has another input pin with the label PTPI. The xTMn input pin, xTCKn, is essentially a clock source for the xTMn and is selected using the xTnCK2~xTnCK0 bits in the xTMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. The xTCKn input pin can be chosen to have either a rising or falling active edge. The PTCK pin is also used as the external trigger input pin in single pulse output mode for the PTM.


The other PTM input pin, PTPI, is the capture input whose active edge can be a rising edge, a falling edge or both rising and falling edges and the active edge transition type is selected using the PTIO1~PTIO0 bits in the PTMC1 register. There is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input source except the PTPI pin.

The TMs each have two output pins, xTPn and xTPnB. When the TM is in the Compare Match Output Mode, the xTPn pin can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The xTPnB pin outputs the inverted signal of the xTPn. The external xTPn and xTPnB output pins are also the pins where the xTMn generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be configured using the relevant pin-shared function selection bits. The details of the pin-shared function selection are described in the pin-shared function section.




	СТМ	PT	ГМ					
Input	Output	Input	Output					
CTCK0 CTCK1 CTCK2 CTCK3	CTP0, CTP0B CTP1, CTP1B CTP2, CTP2B CTP3, CTP3B	РТСК, РТРІ	РТР, РТРВ					
	TM Exter	rnal Pins						
Clock input Clock input CTCKn								



CTMn Function Pin Block Diagram (n=0~3)

CTMn




PTM Function Pin Block Diagram

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMnAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.




The following steps show the read and write procedures:

- Writing Data to CCRA or CCRP
 - Step 1. Write data to Low Byte xTMnAL or PTMRPL
 - Note that here data is only written to the 8-bit buffer.
 - + Step 2. Write data to High Byte xTMnAH or PTMRPH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA or CCRP
 - Step 1. Read data from the High Byte xTMnDH, xTMnAH or PTMRPH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - + Step 2. Read data from the Low Byte xTMnDL, xTMnAL or PTMRPL
 - This step reads data from the 8-bit buffer.



Compact Type TM – CTM

Although the simplest form of the TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can be controlled with an external input pin and can drive two external output pins.



Note: As the CTMn external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins. The CTCKn pin, if used, must also be set as an input by setting the corresponding bit in the port control register.



Compact Type TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest three bits in the counter while the CCRA is 10-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTMn interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control the output pins. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register		Bit										
Name	e 7 6		5	4	3	2	1	0				
CTMnC0	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0				
CTMnC1	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR				
CTMnDL	D7	D6	D5	D4	D3	D2	D1	D0				
CTMnDH		—	—	—	_	—	D9	D8				
CTMnAL	D7	D6	D5	D4	D3	D2	D1	D0				



Register Name				E	Bit			
	7	6	5	4	3	2	1	0
CTMnAH		_	—	_		_	D9	D8

10-bit Compact TM Register List (n=0~3)

CTMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnPAU	CTnCK2	CTnCK1	CTnCK0	CTnON	CTnRP2	CTnRP1	CTnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTnPAU: CTMn Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTMn will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTnCK2~CTnCK0: Select CTMn Counter clock

$DIU 0 \sim 4$	CTHCK2~CTHCK0. Select CTIVIII Counter clock
	000: f _{sys} /4
	001: f _{SYS}
	010: $f_{\rm H}/16$
	011: f _H /64
	100: f _{SUB}
	$101: f_{SUB}$
	110: CTCKn rising edge clock
	111: CTCKn falling edge clock
	These three bits are used to select the clock source for the CTMn. The external pin
	clock source can be chosen to be active on the rising or falling edge. The clock source
	f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which
	can be found in the "Operating Modes and System Clocks" section.
Bit 3	CTnON: CTMn Counter On/Off Control
	0: Off
	1: On
	This bit controls the overall on/off function of the CTMn. Setting the bit high enables
	the counter to run, clearing the bit disables the CTMn. Clearing this bit to zero will
	stop the counter from counting and turn off the CTMn which will reduce its power
	consumption. When the bit changes state from low to high the internal counter value
	will be reset to zero, however when the bit changes from high to low, the internal
	counter will retain its residual value until the bit returns high again.
	If the CTMn is in the Compare Match Output Mode or the PWM Output Mode then
	the CTMn output pin will be reset to its initial condition, as specified by the CTnOC
	bit, when the CTnON bit changes from low to high.
Bit 2~0	CTnRP2~CTnRP0: CTMn CCRP 3-bit register, compared with the CTMn Counter
	bit 9 ~ bit 7
	Comparator P Match Period=
	000: 1024 CTMn clocks
	001: 128 CTMn clocks
	010: 256 CTMn clocks
	011: 384 CTMn clocks
	100: 512 CTMn clocks
	101: 640 CTMn clocks
	110: 768 CTMn clocks

111: 896 CTMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTnCCLR bit is set to zero. Setting the CTnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

CTMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTnM1	CTnM0	CTnIO1	CTnIO0	CTnOC	CTnPOL	CTnDPX	CTnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6

CTnM1~CTnM0: Select CTMn Operating Mode 00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTMn. To ensure reliable operation the CTMn should be switched off before any changes are made to the CTnM1 and CTnM0 bits. In the Timer/Counter Mode, the CTMn output pin state is undefined.

Bit 5~4 CTnIO1~CTnIO0: Select CTMn external pin function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Output Mode

- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM Output
- 11: Undefined
- Timer/Counter Mode

Unused

These two bits are used to determine how the CTMn external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTMn is running.

In the Compare Match Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a compare match occurs from the Comparator A. The CTMn output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTMn output pin should be setup using the CTnOC bit in the CTMnC1 register. Note that the output level requested by the CTnIO1 and CTnIO0 bits must be different from the initial value setup using the CTnOC bit otherwise no change will occur on the CTMn output pin when a compare match occurs. After the CTMn output pin changes state it can be reset to its initial level by changing the level of the CTnON bit from low to high.

In the PWM Output Mode, the CTnIO1 and CTnIO0 bits determine how the CTMn output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTnIO1 and CTnIO0 bits only after the CTMn has been switched off. Unpredictable PWM outputs will occur if the CTnIO1 and CTnIO0 bits are changed when The CTMn is running.

Bit 3	CTnOC: CTPn Output control bit
	Compare Match Output Mode
	0: Initial low
	1: Initial high
	PWM Output Mode
	0: Active low
	1: Active high
	This is the output control bit for the CTMn output pin. Its operation depends upon
	whether CTMn is being used in the Compare Match Output Mode or in the PWM
	Output Mode. It has no effect if the CTMn is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTMn output pin
	before a compare match occurs. In the PWM Output Mode it determines if the PWM
	signal is active high or active low.
Bit 2	CTnPOL: CTPn Output polarity Control
	0: Non-invert
	1: Invert
	This bit controls the polarity of the CTPn output pin. When the bit is set high the
	CTMn output pin will be inverted and not inverted when the bit is zero. It has no effect
	if the CTMn is in the Timer/Counter Mode.
Bit 1	CTnDPX: CTMn PWM period/duty Control
	0: CCRP – period, CCRA – duty
	1: CCRP – duty; CCRA – period
	This bit determines which of the CCRA and CCRP registers are used for period and
D'4 0	duty control of the PWM waveform.
Bit 0	CTnCCLR: Select CTMn Counter clear condition
	0: CTMn Comparatror P match 1: CTMn Comparatror A match
	This bit is used to select the method which clears the counter. Remember that the
	This on is used to select the method which clears the counter. Remember that the

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTnCCLR bit is not used in the PWM Output Mode.

CTMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn Counter Low Byte Register bit 7 ~ bit 0 CTMn 10-bit Counter bit 7 ~ bit 0

CTMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	D9	D8
R/W	—	—	_	_	_	_	R	R
POR	_	_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTMn Counter High Byte Register bit 1 ~ bit 0 CTMn 10-bit Counter bit 9 ~ bit 8



CTMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTMn CCRA Low Byte Register bit $7 \sim bit 0$

CTMn 10-bit CCRA bit $7 \sim bit 0$

CTMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	—	D9	D8
R/W	_	_	—	—	_	—	R/W	R/W
POR	—	_	—	_	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTMn CCRA High Byte Register bit 1 ~ bit 0 CTMn 10-bit CCRA bit 9 ~ bit 8

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTnM1 and CTnM0 bits in the CTMnC1 register.


Compare Match Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMnAF and CTMnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the CTnCCLR bit in the CTMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTnCCLR is high no CTMnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTMn output pin will change state. The CTMn output pin condition however only changes state when a CTMnAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTMn output pin. The way in which the CTMn output pin changes state are determined by the condition of the CTnIO1 and CTnIO0 bits in the CTMnC1 register. The CTMn output pin can be selected using the CTnIO1 and CTnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTMn output pin, which is setup after the CTnON bit changes from low to high, is setup using the CTnOC bit. Note that if the CTnIO1 and CTnIO0 bits are zero then no pin change will take place.






Note: 1. With CTnCCLR=0, a Comparator P match will clear the counter

- 2. The CTMn output pin is controlled only by the CTMnAF flag
- 3. The output pin reset to initial state by a CTnON bit rising edge





Compare Match Output Mode – CTnCCLR=1 (n=0~3)



2. The CTMn output pin is controlled only by the CTMnAF flag

- 3. The output pin reset to initial state by a CTnON bit rising edge
- 4. The CTMnPF flags is not generated when CTnCCLR=1



Timer/Counter Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTMn output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTMn output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits CTnM1 and CTnM0 in the CTMnC1 register should be set to 10 respectively. The PWM function within the CTMn is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTMn output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTnDPX bit in the CTMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTnOC bit in the CTMnC1 register is used to select the required polarity of the PWM waveform while the two CTnIO1 and CTnIO0 bits are used to enable the PWM output or to force the CTMn output pin to a fixed high or low level. The CTnPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=0

CCRP	1~7	0			
Period	CCRP×128	1024			
Duty	CCRA				

If f_{SYS}=16MHz, CTMn clock source is f_{SYS}/4, CCRP=4 and CCRA=128,

The CTMn PWM output frequency= $(f_{SYS}/4)/(4 \times 128) = f_{SYS}/2048 = 8 \text{ kHz}$, $duty = 128/(4 \times 128) = 25\%$.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 10-bit CTMn, PWM Output Mode, Edge-aligned Mode, CTnDPX=1

CCRP	1~7	0		
Period	CCRA			
Duty	CCRP×128	1024		

The PWM output period is determined by the CCRA register value together with the CTMn clock while the PWM duty cycle is defined by the CCRP register value.








- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation





Note: 1. Here CTnDPX=1 - Counter cleared by CCRA


2. A counter clear sets the PWM Period


- 3. The internal PWM function continues even when CTnIO[1:0]=00 or 01
- 4. The CTnCCLR bit has no influence on PWM operation



Periodic Type TM – PTM

The Periodic Type TMs contain five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic TMs can also be controlled with two external input pins and can drive two external output pins.





10-bit Periodic Type TM Block Diagram

Periodic Type TM Operation

The size of Periodic TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is respectively compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Periodic Type TM Register Description

Overall operation of the Periodic TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP values. The remaining two registers are control registers which set the different operating and control modes.

Register								
Name	7	6	5	4	3	2	1	0
PTMC0	PTPAU	PTCK2	PTCK1	PTCK0	PTON			_
PTMC1	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
PTMDL	D7	D6	D5	D4	D3	D2	D1	D0
PTMDH	_	_	—	—	_	_	D9	D8
PTMAL	D7	D6	D5	D4	D3	D2	D1	D0
PTMAH	_	_	—	—	—	—	D9	D8
PTMRPL	D7	D6	D5	D4	D3	D2	D1	D0
PTMRPH	_	—	—	—	—		D9	D8

10-bit Periodic TM Register List

PTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	PTPAU	PTCK2	PTCK1	PTCK0	PTON	_	—	—
R/W	R/W	R/W	R/W	R/W	R/W	_	_	—
POR	0	0	0	0	0	—	—	—

Bit 7

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 PTCK2~PTCK0: PTM counter clock selection

PTPAU: PTM counter pause control

000: f_{SYS}/4

- 001: f_{sys}
- 010: f_H/16
- 011: f_H/64
- 100: fsub
- 101: f_{sub}
- 110: PTCK rising edge clock
- 111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

- Bit 3 **PTON**: PTM counter on/off control
 - 0: Off

1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTM is in the Compare Match Output Mode, PWM output Mode or Single Pulse Output Mode then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"



PTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	PTM1	PTM0	PTIO1	PTIO0	PTOC	PTPOL	PTCAPTS	PTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PTM1~PTM0**: PTM operating mode selection

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits set the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

Bit 5~4 PTIO1~PTIO0: PTM external pin function selection

Compare Match Output Mode

00: No change

- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode/Single Pulse Output Mode
 - 00: PWM output inactive state
 - 01: PWM output active state
 - 10: PWM output
 - 11: Single Pulse Output

Capture Input Mode

- 00: Input capture at rising edge of PTPI or PTCK
- 01: Input capture at falling edge of PTPI or PTCK
- 10: Input capture at rising/falling edge of PTPI or PTCK
- 11: Input capture disabled
- Timer/Counter Mode

Unused

These two bits are used to determine how the PTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be set to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be set using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3

PTOC: PTM PTP output control

Compare Match Output Mode 0: Initial low 1: Initial high PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the Single Pulse Output Mode it determines the logic level of the PTM output pin before active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.

- PTPOL: PTM PTP output polarity control
 - 0: Non-invert
 - 1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.

Bit 1 PTCAPTS: PTM capture trigger source selection

PTCCLR: PTM counter clear condition selection

- 0: From the PTPI pin
- 1: From the PTCK pin
- Bit 0

Bit 2

- 0: Comparator P match
- 1: Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

PTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: PTM Counter Low Byte Register bit 7 ~ bit 0 PTM 10-bit Counter bit 7 ~ bit 0

PTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	—	—	R	R
POR	_		_	—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM Counter High Byte Register bit 1 ~ bit 0 PTM 10-bit Counter bit 9 ~ bit 8



PTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: PTM CCRA Low Byte Register bit $7 \sim bit 0$

PTM 10-bit CCRA bit $7 \sim bit 0$

PTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D9	D8
R/W	—	—	—	—	_	—	R/W	R/W
POR		—	—	—	—	—	0	0

Bit 7~2Unimplemented, read as "0"Bit 1~0D9~D8: PTM CCRA High B

D9~D8: PTM CCRA High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRA bit 9 ~ bit 8

PTMRPL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: PTM CCRP Low Byte Register bit 7 ~ bit 0 PTM 10-bit CCRP bit 7 ~ bit 0

PTMRPH Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	_	—	—	D9	D8
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	—	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: PTM CCRP High Byte Register bit 1 ~ bit 0 PTM 10-bit CCRP bit 9 ~ bit 8



Periodic Type TM Operation Modes

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

Compare Match Output Mode


To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to zero.

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is set after the PTON bit changes from low to high, is set using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – PTCCLR=0

Note: 1. With PTCCLR=0, a Comparator P match will clear the counter

2. The PTM output pin is controlled only by the PTMAF flag

3. The output pin is reset to its initial state by a PTON bit rising edge





Compare Match Output Mode – PTCCLR=1

Note: 1. With PTCCLR=1, a Comparator A match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge
- 4. A PTMPF flag is not generated when PTCCLR=1



Timer/Counter Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pins are not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively and also the PTIO1 and PTIO0 bits should be set to "10" respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit PTM, PWM Output Mode, Edge-aligned Mode


CCRP	1~1023	0		
Period	1~1023	1024		
Duty	CCRA			


If f_{SYS} =16MHz, PTM clock source select $f_{SYS}/4$, CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=8kHz$, duty=128/512=25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.







2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when PTIO[1:0]=00 or 01

4. The PTCCLR bit has no influence on PWM operation




Single Pulse Output Mode

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to "10" respectively and also the PTIO1 and PTIO0 bits should be set to "11" respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.


The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this mode.



Single Pulse Generation





Single Pulse Output Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high
- 5. In the Single Pulse Output Mode, PTIO[1:0] must be set to "11" and cannot be changed




Capture Input Mode

To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to "01" respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI or PTCK pin, selected by the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPI or PTCK pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTPI or PTCK pin the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTPI or PTCK pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPI or PTCK pin, however it must be noted that the counter will continue to run. The PTCCLR, PTOC and PTPOL bits are not used in this mode.

There are some considerations that should be noted. If PTCK is used as the capture input source, then it cannot be selected as the PTM clock source. If the captured pulse width is less than 2 timer clock periods, it may be ignored by hardware. After the counter value is latched to the CCRA registers by an active capture edge, the PTMAF flag will be set high after 0.5 timer clock periods. The delay time from the active capture edge received to the action of latching counter value to CCRA registers is less than 1.5 timer clock periods.





Capture Input Mode

Note: 1. PTM[1:0]=01 and active edge set by the PTIO[1:0] bits

- 2. A PTM Capture input pin active edge transfers the counter value to CCRA
- 3. PTCCLR bit not used
- 4. No output function PTOC and PTPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero
- 6. The capture input mode cannot be used if the selected PTM counter clock is not available



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

The device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals, or the internal analog signals, such as an internal voltage sourced from the positive power supply, and convert these signals directly into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS3~SAINS0 bits together with the SACS3~SACS0 bits. Note that when the internal analog signal is selected to be converted using the SAINS field, the external channel analog input will automatically be switched off. More detailed information about the A/D input signal selection is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signals	A/D Channel Selection Bits		
8: AN0~AN7	V _{DD} , V _{DD} /2, V _{DD} /4, V _R , V _R /2, V _R /4, V _{SS}	SAINS3~SAINS0 SACS3~SACS0		

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.





A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the A/D Converter data 12-bit value. Three registers, SADC0, SADC1 and SADC2, are the control registers which setup the operating conditions and control function of the A/D converter. The VBGRC register contains the VBGREN bit to control the bandgap reference voltage.

Register				Bi	t			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D3	D2	D1	D0	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
SADOH (ADRFS=1)	—	—	—	_	D11	D10	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
SADC2	ADPGAEN		_	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
VBGRC			—		—	—	—	VBGREN

A/D Converter Register List

A/D Converter Data Registers – SADOL, SADOH

As the internal A/D converter provides a 12-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. D0~D11 are the conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS	SADOH							SADOL								
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1, SADC2, VBGRC

To control the function and operation of the A/D converter, three control registers known as SADC0, SADC1 and SADC2 are provided. These 8-bit registers define functions such as the selection of which analog signal is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS field in the SADC1 register and SACS field in the SADC0 register are used to determine which analog signal derived from the external or internal signals will be connected to the A/D converter. The A/D converter also contains a programmable gain amplifier, PGA, to generate the A/D converter internal reference voltage. The overall operation of the PGA is controlled using the SADC2 register.



The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D Conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D Converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D conversion data format select

0: A/D converter data format \rightarrow SADOH=D [11:4]; SADOL=D [3:0]

1: A/D converter data format \rightarrow SADOH=D [11:8]; SADOL=D [7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D converter data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7 1000~1111: Undefined, input floating



SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS3	SAINS2	SAINS1	SAINS0	—	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	R/W
POR	0	0	0	0		0	0	0

Bit 7~4 SAINS3~SAINS0: A/D converter input signal select

0000: External source – External analog channel intput, ANn

0001: Internal source – Positive power supply, V_{DD}

0010: Internal source – Positive power supply divided by 2, $V_{DD}/2$

0011: Internal source – Positive power supply divided by 4, $V_{DD}/4$

0100: External source – External analog channel intput, ANn

0101: Internal source – Internal A/D converter PGA output voltage V_R

0110: Internal source – Internal A/D converter PGA output voltage divided by 2, $V_R/2$

0111: Internal source - Internal A/D converter PGA output voltage divided by 4, V_R/4

10xx: Internal source - Connected to ground, Vss

11xx: External source - External analog channel intput, ANn

When the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

Bit 3 Unimplemented, read as "0"

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select 000: f_{sys}

000: 1sys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/2 110: fsys/64 111: fsys/128

SADC2 Register

Bit	7	6	5	4	3	2	1	0
Name	ADPGAEN	—	—	PGAIS	SAVRS1	SAVRS0	PGAGS1	PGAGS0
R/W	R/W	_	—	R/W	R/W	R/W	R/W	R/W
POR	0	—	—	0	0	0	0	0

Bit 7 ADPGAEN: A/D converter PGA enable/disable control

1: Enable

This bit is used to control the A/D converter internal PGA function. When the PGA output voltage is selected as A/D input or A/D reference voltage, the PGA needs to be enabled by setting this bit high. Otherwise the PGA needs to be disabled by clearing the ADPGAEN bit to zero to conserve power.

Bit 6~5 Unimplemented, read as "0"

Bit 4 **PGAIS**: PGA input voltage selection

0: From VREFI pin

1: From internal reference voltage V_{BGREF}

When the internal independent reference voltage V_{BGREF} is selected as the PGA input, the external reference voltage on the VREFI pin will be automatically switched off. When this bit is set high to select V_{BGREF} as PGA input, the internal bandgap reference V_{BGREF} should be enabled by setting the VBGREN bit in the VBGRC register to "1".

^{0:} Disable



Bit 3~2 SAVRS1~SAVRS0: A/D converter reference voltage selection

- 00: Positive power supply, V_{DD}
- 01: External VREF pin
- 1x: Internal PGA output voltage, V_R

These bits are used to select the A/D converter reference voltage source. When the internal reference voltage source is selected, the reference voltage derived from the external VREF pin will automatically be switched off.

Bit 1~0 PGAGS1~PGAGS0: PGA gain selection

- 00: Gain=1
- 01: Gain=1.667 V_R =2V as V_{RI} =1.2V
- 10: Gain= $2.5 V_R = 3V$ as $V_{RI} = 1.2V$
- 11: Gain= $3.333 V_R = 4V$ as $V_{RI} = 1.2V$

These bits are used to select the PGA gain. Note that here the gain is guaranteed only when the PGA input voltage is equal to 1.2V.

VBGRC Register

Bit 0

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—	—	—	_	VBGREN
R/W	_	—	_	_	_	—	—	R/W
POR	—	_		—	—	_	—	0

Bit 7~1 Unimplemented, read as "0"

VBGREN: Bandgap reference voltage control

0: Disable

1: Enable

This bit is used to enable the internal Bandgap reference circuit. The internal Bandgap reference circuit should first be enabled before the V_{BGREF} voltage is selected to be used. A specific start-up time is necessary for the Bandgap circuit to become stable and accurate.

A/D Converter Reference Voltage

The reference voltage supply to the A/D Converter can be supplied from the positive power supply, V_{DD} , an external reference source supplied on VREF pin or an internal reference voltage V_R determined by the SAVRS1~SAVRS0 bits in the SADC2 register. The internal reference voltage V_R is an amplied output signal through a programmable gain amplifier, PGA, which is controlled by the ADPGAEN bit in the SADC2 register. The PGA gain can be equal to 1, 1.667, 2.5 or 3.333 and selected using the PGAGS1~PGAGS0 bits in the SADC2 register. The PGA input can come from the external reference input pin, VREFI, or an internal Bandgap reference voltage, V_{BGREF} , selected by the PGAIS bit in the SADC2 register. As the VREFI and VREF pin both are pin-shared with other functions, when the VREFI or VREF pin is selected as the reference voltage pin, the VREFI or VREF pin-shared function selection bits should first be properly configured to disable other pin-shared functions. However, if the internal reference signal is selected as the reference source, the external reference input from the VREFI or VREF pin will automatically be switched off by hardware.

The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.

A/D Converter Input Signals

All of the external A/D analog input pins are pin-shared with the I/O pins as well as other functions. The corresponding pin-shared function selection bits in the pin-shared function selection registers, determine whether the external input pins are setup as A/D converter analog channel inputs or whether they have other functions. If the corresponding pin is setup to be an A/D converter analog

channel input, the original pin function will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the relevant A/D input function selection bits enable an A/D input, the status of the port control register will be overridden.

As the device contains only one actual analog to digital converter hardware circuit, each of the external and internal analog signals must be routed to the converter. The SAINS3~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the external channel input or internal analog signal. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. If the SAINS3~SAINS0 bits are set to "0000", "0100" or "11xx", the external channel input will be selected to be converted and the SACS3~SACS0 bits can determine which external channel is selected.

When the SAINS field is set to the value of "0x01", "0x10", "0x11" or "10xx", the internal analog signal will be selected. If the internal analog signal is selected to be converted, the external channel signal input will automatically be switched off regardless of the SACS field value. It will prevent the external channel input from being connected together with the internal analog signal.

SAINS[3:0]	SACS[3:0]	Input Signals	Description
0000, 0100,	0000~0111	AN0~AN7	External channel analog input ANn
11xx	1000~1111	—	Floating, no external channel is selected
0001	XXXX	V _{DD}	Positive power supply
0010	XXXX	V _{DD} /2	Positive power supply divided by 2
0011	XXXX	V _{DD} /4	Positive power supply divided by 4
0101	XXXX	VR	Internal A/D converter PGA output voltage
0110	XXXX	V _R /2	Internal A/D converter PGA output voltage divided by 2
0111	XXXX	V _R /4	Internal A/D converter PGA output voltage divided by 4
10xx	XXXX	Vss	Connected to the ground

A/D Converter Input Signal Selection

A/D Conversion Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ bit will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,

"x": Don't care

 t_{ADCK} , is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, special care must be taken to values marked with an asterisk *, as these values may be beyond the specified A/D Clock Period range.

				A/D Clock P	eriod (tadck)			
fsys	SACKS[2:0] = 000 (fsys)	SACKS[2:0] = 001 (fsys/2)	SACKS[2:0] = 010 (f _{sys} /4)	SACKS[2:0] = 011 (fsys/8)	SACKS[2:0] = 100 (f _{SYS} /16)	SACKS[2:0] = 101 (f _{SYS} /32)	SACKS[2:0] = 110 (f _{SYS} /64)	SACKS[2:0] = 111 (f _{SYS} /128)
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *
12MHz	83ns *	167ns *	333ns *	667ns	1.33µs	2.67µs	5.33µs	10.67µs *
16MHz	62.5ns *	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.


Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an analog signal A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=1/(A/D clock period×16)

The accompanying diagram shows graphically the various stages involved in an external channel input signal analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 t_{ADCK} clock periods where t_{ADCK} is equal to the A/D clock period.





A/D Conversion Timing – External Channel Input

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by properly programming the SACKS2~SACKS0 bits in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS3~SAINS0 bits in the SADC1 register.

Selecting the external channel input to be converted, go to Step 4.

Selecting the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS3~SAINS0 bits, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits. After this step, go to Step 6.

• Step 5

If the A/D input signal is selected to come from the internal analog signal by configuring the SAINS3~SAINS0 and the external channel analog signal input will be automatically switched off regardless of the SACS3~SACS0 bits value. After this step, go to Step 6.

• Step 6

Select the A/D converter output data format by configuring the ADRFS bit.

• Step 7

Select the A/D converter reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.

Select the PGA input signal and the desired PGA gain if the PGA output voltage, V_R , is selected as the A/D converter reference voltage.



• Step 8

If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADCEN low in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Transfer Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of reference voltage value divided by 4096.


1 LSB=V_{REF}/4096

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value× V_{REF} /4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level. Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS1~SAVRS0 bits.





A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

clr ADE	; disable ADC interrupt
mov a,03H	; select $f_{\text{sys}}/8$ as A/D clock and A/D input
mov SADC1,a	; signal comes from external channel
mov a,00H	; select $V_{\mbox{\tiny DD}}$ as the A/D reference voltage source
mov SADC2,a	
mov a,02H	; setup PCS0 to configure pin AN0
mov PCS0,a	
mov a,20H	; enable A/D converter and select ANO as
mov SADC0,a	; the A/D external channel input
:	
start_conversion:	
clr START	; high pulse on start bit to initiate conversion
set START	; reset A/D
clr START	; start A/D
:	
polling_EOC:	
sz ADBZ	; poll the SADCO register ADBZ bit to detect end of $\ensuremath{\text{A/D}}$
	; conversion
jmp polling_EOC	; continue polling
:	
mov a,SADOL	; read low byte conversion result value
mov SADOL_buffer,a	; save result to user defined register
mov a,SADOH	; read high byte conversion result value
mov SADOH_buffer,a	; save result to user defined register
:	
jmp start conversion	; start next A/D conversion



Example: using the interrupt method to detect the end of conversion

clr ADE	;	disable ADC interrupt
mov a,03H	;	select $f_{sys}/8$ as A/D clock and A/D input
mov SADC1,a	;	signal comes from external channel
mov a,00H	;	select V_{DD} as the A/D reference voltage source
mov SADC2,a		
mov a,02h	;	setup PCS0 to configure pin AN0
mov PCS0,a		
mov a,20H	;	enable A/D converter and select ANO as
mov SADCO,a	;	the A/D external channel input
:		
Start_conversion:		
clr START	;	high pulse on START bit to initiate conversion
set START	;	reset A/D
clr START	;	start A/D
clr ADF	;	clear ADC interrupt request flag
set ADE	;	enable ADC interrupt
set EMI	;	enable global interrupt
:		
•		
ADC_ISR:		ADC interrupt service routine
—		ADC interrupt service routine save ACC to user defined memory
—		-
mov acc_stack,a mov a,STATUS	;	-
mov acc_stack,a mov a,STATUS	;	save ACC to user defined memory
mov acc_stack,a mov a,STATUS	;;	save ACC to user defined memory
<pre>mov_acc_stack,a mov_a,STATUS mov_status_stack,a : mov_a,SADOL</pre>	; ; ;	save ACC to user defined memory save STATUS to user defined memory
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH</pre>	;;;;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH</pre>	;;;;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH</pre>	;;;;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value
<pre>mov_acc_stack,a mov_a,STATUS mov_status_stack,a : mov_a,SADOL mov_SADOL_buffer,a mov_a,SADOH mov_SADOH_buffer,a : EXIT_INT_ISR:</pre>	;;;;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value
<pre>mov_acc_stack,a mov_a,STATUS mov_status_stack,a : mov_a,SADOL mov_SADOL_buffer,a mov_SADOH_buffer,a : EXIT_INT_ISR: mov_a,status_stack</pre>	; ; ;;;;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value save result to user defined register
<pre>mov_acc_stack,a mov_a,STATUS mov_status_stack,a : mov_a,SADOL mov_SADOL_buffer,a mov_a,SADOH mov_SADOH_buffer,a : EXIT_INT_ISR: mov_a,status_stack mov_STATUS,a</pre>	; ; ;;;; ;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value save result to user defined register restore STATUS from user defined memory
<pre>mov acc_stack,a mov a,STATUS mov status_stack,a : mov a,SADOL mov SADOL_buffer,a mov a,SADOH mov SADOH_buffer,a : EXIT_INT_ISR: mov a,status_stack mov STATUS,a mov a,acc_stack</pre>	; ; ;;;; ;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value save result to user defined register
<pre>mov_acc_stack,a mov_a,STATUS mov_status_stack,a : mov_a,SADOL mov_SADOL_buffer,a mov_a,SADOH mov_SADOH_buffer,a : EXIT_INT_ISR: mov_a,status_stack mov_STATUS,a</pre>	; ; ;;;; ;	save ACC to user defined memory save STATUS to user defined memory read low byte conversion result value save result to user defined register read high byte conversion result value save result to user defined register restore STATUS from user defined memory



Touch Key Function

The device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

Touch Key Structure

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding selection register bits. Keys are organised into several groups, with each group known as a module and having a module number, M0 to M2. Each module is a fully independent set of four Touch Keys and each Touch Key has its own oscillator. Each module contains its own control logic circuits and register set. Examination of the register names will reveal the module number it is referring to.

Total Key Number	Touch K	ey Module	Touch Key
		MO	KEY1~KEY4
12	Mn (n=0~2)	M1	KEY5~KEY8
		M2	KEY9~KEY12

Touch Key Structure

Touch Key Register Definition

Each touch key module, which contains four touch key functions, has its own suite registers. The following table shows the register set for the touch key module. The Mn within the register name refers to the Touch Key module number. The device has three Touch Key Modules.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function control register 0
TKC1	Touch key function control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKMn16DL	Touch key module n 16-bit C/F counter low byte
TKMn16DH	Touch key module n 16-bit C/F counter high byte
TKMnROL	Touch key module n reference oscillator capacitor selection low byte
TKMnROH	Touch key module n reference oscillator capacitor selection high byte
TKMnC0	Touch key module n control register 0
TKMnC1	Touch key module n control register 1

Touch Key Function Register Definition (n=0~2)

Register				В	it			
Name	7	6	5	4	3	2	1	0
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
TKC1	—	_	—	—	—	—	TKFS1	TKFS0
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMn16DL	D7	D6	D5	D4	D3	D2	D1	D0
TKMn16DH	D15	D14	D13	D12	D11	D10	D9	D8
TKMnROL	D7	D6	D5	D4	D3	D2	D1	D0
TKMnROH	_	_	_	_	_	_	D9	D8
TKMnC0	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0



Register				В	it			
Name	7	6	5	4	3	2	1	0
TKMnC1	MnTSS	_	MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2EN	MnK1EN

Touch Key Function Register List (n=0~2)

TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Touch key time slot 8-bit counter preload register

The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

Time slot counter overflow time=(256 - TKTMR[7:0]) \times 32t_{TSC}, where t_{TSC} is the time slot counter clock period.

TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	TKRCOV	TKST	TKCFOV	TK16OV	TSCS	TK16S1	TK16S0
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TKRCOV**: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

When this bit is set by touch key time slot counter overflow, the corresponding touch key interrupt request flag will be set. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

If the module 0 or all module time slot counter, selected by the TSCS bit, overflows, the TKRCOV bit and the Touch Key Interrupt request flag, TKMF, will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off.

Bit 5 TKST: Touch key detection start control

0: Stopped or no operation

 $0 \rightarrow 1$: Start detection

In all modules, the touch key module 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4

TKCFOV: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.



Bit 3	TK16OV : Touch key function 16-bit counter overflow flag 0: No overflow occurs
	1: Overflow occurs
	This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.
Bit 2	TSCS: Touch key time slot counter select
	0: Each touch key module uses its own time slot counter
	1: All touch key modules use Module 0 time slot counter
Bit 1~0	TK16S1~TK16S0: Touch key function 16-bit counter clock source select
	$00: f_{SYS}$
	01: $f_{SYS}/2$
	$10: f_{SYS}/4$
	11: f _{SYS} /8

TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	_		TKFS1	TKFS0
R/W	_	—	—	—	—	_	R/W	R/W
POR	—	_	—	—	_	—	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TKFS1~TKFS0**: Touch key oscillator and Reference oscillator frequency selection 00: 1MHz

- 01: 3MHz
- 10: 7MHz
- 11: 11MHz

• TK16DH/TK16DL – Touch Key Function 16-bit Counter Register Pair

Register		TK16DH					TK16DL									
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is set low.

• TKMn16DH/TKMn16DL – Touch Key Module n 16-bit C/F Counter Register Pair

Register		TKMn16DH					TKMn16DL									
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is cleared to zero.



• TKMnROH/TKMnROL – Touch Key Module n Reference Oscillator Capacitor Selection Register Pair

Register		TKMnROH							TKMnROL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	—	—	—	—	—		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	—	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	—	—	—		0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module n reference oscillator capacitor value.

The reference oscillator internal capacitor value=(TKMnRO[9:0]×50pF)/1024

TKMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	MnMXS1	MnMXS0	MnDFEN	MnFILEN	MnSOFC	MnSOF2	MnSOF1	MnSOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit	Touch Key Module Number							
MnMXS[1:0]	MO	M1	M2					
00	KEY1	KEY5	KEY9					
01	KEY2	KEY6	KEY10					
10	KEY3	KEY7	KEY11					
11	KEY4	KEY8	KEY12					

Bit 7~6

Bit 5

0: Disable

1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 MnFILEN: Touch key module n filter function control

0: Disable

- 1: Enable
- Bit 3 MnSOFC: Touch key module n C-to-F oscillator frequency hopping function control select

0: Controlled by the MnSOF2~MnSOF0 bits

1: Controlled by hardware circuit

This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the MnSOF2~MnSOF0 bits value.

Bit 2~0 MnSOF2~MnSOF0: Touch key module n Reference and Key oscillators hopping frequency select (MnSOFC=0)

- 000: 1.020MHz 001: 1.040MHz
- 010: 1.059MHz
- 011: 1.074MHz
- 100: 1.085MHz
- 101: 1.099MHz
- 110: 1.111MHz
- 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the MnSOFC bit is cleared to 0. The frequencies mentioned here are only for the condition where the key and reference



oscillator frequency are selected to be 1MHz, these values will be changed when the external or internal capacitor has different values. Users can adjust the key and reference oscillator frequency in scale when any other frequency is selected.


TKMnC1 Register

	Register							
Bit	7	6	5	4	3	2	1	
Name	MnTSS		MnROEN	MnKOEN	MnK4EN	MnK3EN	MnK2IEN	
R/W	R/W		R/W	R/W	R/W	R/W	R/W	
POR	0		0	0	0	0	0	
Bit 7 Bit 6 Bit 5	 MnTSS: Touch key module n time slot counter clock source select 0: Touch key module n reference oscillator 1: f_{SYS}/4 Unimplemented, read as "0" MnROEN: Touch key module n Reference oscillator enable control 0: Disable 							
Bit 4 Bit 3	1: Ena MnKOE 0: Disa 1: Ena	7654321MnTSS-MnROENMnKOENMnK4ENMnK3ENMnK2IENR/W-R/WR/WR/WR/WR/W0-00000-00000MnTSS: Touch key module n time slot counter clock source select0: Touch key module n reference oscillator1: fsys/4Jminplemented, read as "0"MnROEN: Touch key module n Reference oscillator enable control0: Disable1: EnableFrankMnK4ENMnK4ENMnK4EN: Touch key module n Key oscillator enable control0: Disable1: EnableI: EnableMnK4ENM1MnK4EN: Touch key module n Key 4 enable control0: Disable1: EnableI/O or other functions1: EnableMnK3EN: Touch key module n Key 3 enable control0: Disable1: EnableKEY4KEY8KIRSEN: Touch key module n Key 3 enable controlMnK3ENMoM1M20: DisableI/O or other functions1: EnableKEY3KEY7KIRSEN: Touch key module n Key 2 enable controlMnK3ENM0M1M1M20: DisableI/O or other functions1: EnableKEY3KEY7KEY11MnK2EN: Touch key module n Key 2 enable control1: EnableKEY2KEY6KEY10						
DR 5								
	MnK4EN							
	0: Disable							
			KEY4		KEY8 KE		EY12	
Bit 2	MnK3EN: Touch key module n Key 3 enable control							
	Touch Key Module n – Mn							
	MnK3EN		MO		-		M2	
	0: Disable		I/O or other functions			ions		
	1: Enable		KEY3 KEY7		KEY11			
Bit 1	MnK2EN: Touch key module n Key 2 enable control							
	MnK2EN		Touch Key Module n – Mn					
			MO		M1		M2	
	0: Disable		I/O or other functions					
	1: E	1: Enable		KEY2		KEY6 KI		
Bit 0	MnK1EN: Touch key module n Key 1 enable control							
	MnK1EN		Touch Key Module n – Mn					
			MO		M1		M2	
	0: D	isable	I/O or other functions					
	1: Enable		KEY1		KEY5	K	EY9	
	·							

Touch Key Operation

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.





Touch Key Timing Diagram

Each touch key module contains four touch key inputs which are shared with logical I/O pins, and the desired function is selected using the relevant pin-shared control register bits. Each touch key has its own independent sense oscillator. Therefore, there are four sense oscillators within each touch key module.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval, a Touch Key interrupt signal will be generated.

Using the TSCS bit in the TKC0 register can select the module 0 time slot counter as the time slot counter for all modules. All modules use the same started signal, TKST, in the TKC0 register. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter in all modules will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is setup by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in all modules will be automatically stopped and the 16bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or $f_{SYS}/4$ which is selected using the MnTSS bit in the TKMnC1 register. The reference oscillator and key oscillator will be enabled by setting the MnROEN bit and MnKOEN bits in the TKMnC1 register.

When the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Each touch key module consists of four touch keys, KEY1~KEY4 are contained in module 0, KEY5~KEY8 are contained in module 1, KEY9~KEY12 are contained in module 2. Each touch key module has an identical structure.



Touch Key Interrupt

The touch key only has single interrupt, when the time slot counter in all the touch key modules or in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter in all modules will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

Programming Considerations


After the relevant registers are setup, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when any of the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program. The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two-line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Interface Operation

The I²C serial interface is a two-line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as the device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data; however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. It is suggested that the device should not enter the IDLE/SLEEP mode during the I²C communication.





The IICDEB1 and IICDEB0 bits determine the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I²C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I²C debounce time. For either the I²C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

I ² C Debounce Time Selection	I ² C Standard Mode (100kHz)	I ² C Fast Mode (400kHz)
No Debounce	f _{SYS} > 2MHz	f _{SYS} > 4MHz
2 system clock debounce	f _{SYS} > 4MHz	f _{SYS} > 8MHz
4 system clock debounce	f _{SYS} > 4MHz	f _{SYS} > 8MHz

I²C Minimum f_{SYS} Frequency Requirements



I²C Registers

There are three control registers associated with the I²C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
IICC0	—	—	—	_	IICDEB1	IICDEB0	IICEN	_		
IICC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK		
IICD	D7	D6	D5	D4	D3	D2	D1	D0		
IICA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	—		
IICTOC	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0		

I²C Register List

I²C Data Register

The IICD register is used to store the data being transmitted and received. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I²C bus, the device can read it from the IICD register. Any transmission or reception of data from the I²C bus must be made via the IICD register.

IICD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": Unknown

Bit 7~0 **D7~D0**: I²C data register bit 7 ~ bit 0

I²C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim1$ of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

IICA Register

Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	0	0	0	0	0	0	0	—

Bit 7~1 IICA6~IICA0: I²C slave address

IICA6~IICA0 is the I²C slave address bit $6 \sim$ bit 0.

Bit 0 Unimplemented, read as "0"

I²C Control Registers

There are three control registers for the I²C interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The IICC1 register contains the relevant flags which are used to indicate the I²C communication status. Another register, IICTOC, is used to control the I²C time-out function and is described in the corresponding section.



IICC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	IICDEB1	IICDEB0	IICEN	—
R/W	—	—	—	—	R/W	R/W	R/W	—
POR	—	_	—	—	0	0	0	_

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **IICDEB1~IICDEB0**: I²C debounce time selection

00: No debounce

01: 2 system clock debounce

1x: 4 system clock debounce

Note that the I²C debounce circuit will operate normally if the system clock, f_{SYS} , is derived from the f_H clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 **IICEN**: I²C enable control

0: Disable

1: Enable

The bit is the overall on/off control for the I²C interface. When the IICEN bit is cleared to zero to disable the I²C interface, the SDA and SCL lines will lose their I²C function and the I²C operating current will be reduced to a minimum value. When the bit is high the I²C interface is enabled. If the IICEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

IICC1 Register

Bit	7	6	5	4	3	2	1	0
Name	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK
R/W	R	R	R	R/W	R/W	R	R/W	R
POR	1	0	0	0	0	0	0	1

Bit 7

Bit 6

HCF: I²C bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated. Below is an example of the flow of a two-byte I²C data transfer.

First, I²C slave device receives a start signal from I²C master and then HCF bit is automatically cleared to zero. Second, I²C slave device finishes receiving the 1st data byte and then HCF bit is automatically set high. Third, user read the 1st data byte from IICD register by the application program and then HCF bit is automatically cleared to zero. Fourth, I²C slave device finishes receiving the 2nd data byte and then HCF bit is automatically set to one and so on. Finally, I²C slave device receives a stop signal from I²C master and then HCF bit is automatically set high.

HAAS: I²C bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 HBB: I²C bus busy flag

0: I²C Bus is not busy

1: I²C Bus is busy

The HBB flag is the I²C busy flag. This flag will be "1" when the I²C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4	HTX: I ² C slave device is transmitter or receiver selection
	0: Slave device is the receiver
	1: Slave device is the transmitter
Bit 3	TXAK: I ² C bus transmit acknowledge flag
	0: Slave send acknowledge flag
	1: Slave do not send acknowledge flag
	The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits
	of data, this bit will be transmitted to the bus on the 9th clock from the slave device.
	The slave device must always set TXAK bit to "0" before further data is received.
Bit 2	SRW: I ² C slave read/write flag
	0: Slave device should be in receive mode
	1: Slave device should be in transmit mode
	The SRW flag is the I ² C Slave Read/Write flag. This flag determines whether the
	master device wishes to transmit or receive data from the I ² C bus. When the transmitted
	address and slave address match, which is when the HAAS flag is set high, the slave
	device will check the SRW flag to determine whether it should be in transmit mode or
	receive mode. If the SRW flag is high, the master is requesting to read data from the
	bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode
	to read this data.
Bit 1	IAMWU: I ² C address match wake-up control
Dit I	0: Disable
	1: Enable
	This bit should be set to 1 to enable the I ² C address match wake-up from the SLEEP or
	IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE
	mode to enable the I ² C address match wake-up, then this bit must be cleared by the
	application program after wake-up to ensure correction device operation.
Bit 0	RXAK: I ² C bus receive acknowledge flag
	0: Slave receive acknowledge flag
	1: Slave does not receive acknowledge flag
	The RXAK flag is the receiver acknowledge flag. When the RXAK flag is " 0 " it

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/ write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to




determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1

Configure the corresponding pin-shared function as the I²C function pins and set the IICEN bit to "1" to enable the I^2 C bus.

- Step 2
 - Write the slave address of the device to the I^2C bus address register IICA.
- Step 3

Set the I²C interrupt enable bit of the interrupt control register to enable the I²C interrupt.



I²C Bus Initialisation Flow Chart

I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slve address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.



As an I²C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the IICC1 register should be set to "0".

I²C Bus Data and Acknowledge Signal


The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the IICD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the IICD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.






Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.





I²C Time-out Control

In order to reduce the problem of I²C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I²C is not received for a while, then the I²C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I²C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I²C "STOP" condition occurs.



When an I²C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I²C interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

Registers	After I ² C Time-out
IICD, IICA, IICC0	No change
IICC1	Reset to POR condition

I ² C Registers	after	Time-out
----------------------------	-------	----------

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS5~IICTOS0 bits in the IICTOC register. The time-out time is given by the formula: $((1\sim64)\times(32/f_{SUB}))$. This gives a time-out period which ranges from about 1ms to 64ms.

IICTOC Register

Bit	7	6	5	4	3	2	1	0
Name	IICTOEN	IICTOF	IICTOS5	IICTOS4	IICTOS3	IICTOS2	IICTOS1	IICTOS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **IICTOEN**: I²C time-out control

^{0:} Disable

^{1:} Enable



Bit 6	IICTOF : I ² C time-out flag
	0: No time-out occurred
	1: Time-out occurred
	This bit is set high when time-out occurs and can only be cleared by application
	program.
Bit 5~0	IICTOS5~IICTOS0: I ² C time-out period selection
	I ² C time-out clock source is $f_{SUB}/32$.
	I ² C time-out time is equal to (IICTOS[5:0]+1)×(32/ f_{SUB}).


UART Interface

The device contains an integrated full-duplex or half-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex or half-duplex (single wire mode), asynchronous communication
- 8 or 9 bits character length
- Even, odd, mark, space or no parity options
- One or two stop bits configurable for receiver
- Two stop bits for transmitter
- Baud rate generator with 16-bit prescaler
- Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 4-byte Deep FIFO Receive Data Buffer
- 1-byte Deep FIFO Transmit Data Buffer
- RX/TX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver reaching FIFO trigger level
 - Receiver Overrun
 - Address Mode Detect







UART External Pins

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX/TX, which are pin-shared with I/O or other pin functions. The TX and RX/TX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will configure these pins to transmitter output and receiver input conditions. At this time the internal pull-high resistor related to the transmitter output pin will be disabled, while the internal pull-high resistor related to the receiver input pin is controlled by the corresponding I/O pull-high function control bit. When the TX or RX/TX pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX/TX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX/TX pin or not is determined by the corresponding I/O pull-high function control bit.

UART Single Wire Mode

The UART function also supports a Single Wire Mode communication which is selected using the SWM bit in the UCR3 register. When the SWM bit is set high, the UART function will be in the single wire mode. In the single wire mode, a single RX/TX pin can be used to transmit and receive data depending upon the corresponding control bits. When the RXEN bit is set high, the RX/TX pin is used as a receiver pin. When the RXEN bit is cleared to zero and the TXEN bit is set high, the RX/TX pin will act as a transmitter pin.

It is recommended not to set both the RXEN and TXEN bits high in the single wire mode. If both the RXEN and TXEN bits are set high, the RXEN bit will have the priority and the UART will act as a receiver.



It is important to note that the functional description in this UART chapter, which is described from the full-duplex communication standpoint, also applies to the half-duplex (single wire mode) communication except the pin usage. In the single wire mode, the TX pin mentioned in this chapter should be replaced by the RX/TX pin to understand the whole UART single wire mode function.

In the single wire mode, the data can also be transmitted on the TX pin in a transmission operation with proper software configurations. Therefore, the data will be output on the RX/TX and TX pins.

UART Data Transfer Scheme

The UART Data Transfer Block Diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX/TX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register, TXR_RXR, in the Data Memory.

UART Status and Control Registers

There are nine control registers associated with the UART function. The SWM bit in the UCR3 register is used to enable/disable the UART Single Wire Mode. The USR, UCR1, UCR2, UFCR and RxCNT registers control the overall function of the UART, while the BRDH and BRDL registers control the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR_RXR data register.

Register				В	it			
Name	7	6	5	4	3	2	1	0
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
UCR1	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
UCR2	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
UCR3	—	—	—	—	_	—	—	SWM
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
BRDH	D7	D6	D5	D4	D3	D2	D1	D0
BRDL	D7	D6	D5	D4	D3	D2	D1	D0
UFCR	—		UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
RxCNT	—		_		_	D2	D1	D0

UART Register List



USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

PERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if the parity is enabled and the parity type (odd, even, mark or space) is selected. The flag can also be cleared by a software sequence which involves a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 6

- NF: Noise flag 0: No noise is detected
 - 1. Noise is detected
 - 1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 5 **FERR**: Framing error flag

- 0: No framing error is detected
- 1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 4

Bit 3

- OERR: Overrun error flag
 - 0: No overrun error is detected
 - 1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.

RIDLE: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX/TX pin stays in logic high condition.



Bit 2

RXIF: Receive TXR_RXR data register status 0: TXR_RXR data register is empty

1: TXR_RXR data register has available data and Receiver FIFO trigger level is reached

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data and reaches the Receiver FIFO trigger level. When the contents of the shift register are transferred to the TXR_RXR register and Receiver FIFO trigger level is reached, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag is cleared when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no data available.

TIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

Bit 0

Bit 1

TXIF: Transmit TXR RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag will also be set since the transmit data register is not yet full.

UCR1 Register

The UCR1 register together with the UCR2 and UCR3 register are the three UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length, single wire mode communication etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT1	PRT0	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

Bit 7

UARTEN: UART function enable control

0: Disable UART. TX and RX/TX pins are in a floating state

1: Enable UART. TX and RX/TX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX/TX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX/TX pins will function as defined by the SWM mode selection bit together with the TXEN and RXEN enable control bits.

"x": unknown

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits as well as the RxCNT register will be cleared, while the TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UART is active and the UARTEN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 BNO

BNO: Number of data transfer bits selection 0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively.

Note that the 9th bit of data if BNO=1, or the 8th bit of data if BNO=0, which is used as the parity bit, does not transfer to RX8 or TXRX7 respectively when the parity function is enabled.

- Bit 5 **PREN**: Parity function enable control
 - 0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Replace the most significant bit position with a parity bit.

Bit 4~3 **PRT1~PRT0**: Parity type selection bits

00: Even parity for parity generator

01: Odd parity for parity generator

10: Mark parity for parity generator

11: Space parity for parity generator

These bits are the parity type selection bits. When these bits are equal to 00b, even parity type will be selected. If these bits are equal to 01b, then odd parity type will be selected. If these bits are equal to 10b, then a 1 (Mark) in the parity bit location will be selected. If these bits are equal to 11b, then a 0 (Space) in the parity bit location will be selected.

Bit 2 **TXBRK**: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1**RX8**: Receive data bit 8 for 9-bit data transfer format (read only)This bit is only used if 9-bit data transfers are used, in which case this bit location will
store the 9th bit of the received data known as RX8. The BNO bit is used to determine
whether data transfers are in 8-bit or 9-bit format.

Bit 0 **TX8**: Transmit data bit 8 for 9-bit data transfer format (write only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.



UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the receiver STOP bit number selection, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	STOPS	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

RXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX/TX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX/TX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX/TX pin will be set in a floating state.

Bit 5

Bit 6

STOPS: Number of Stop bits selection for receiver

0: One stop bit format is used 1: Two stop bits format is used

This bit determines if one or two stop bits are to be used for receiver. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Two stop bits are used for transmitter.

Bit 4 ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to TXRX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 WAKE: RX/TX pin wake-up UART function enable control

0: RX/TX pin wake-up UART function is disabled

1: RX/TX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX/TX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no RX/TX pin wake-up UART function if the UART clock (f_H) exists. If the WAKE bit is set to 1 as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the RX/TX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX/TX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX/TX pin when the WAKE bit is cleared to 0.

Bit 2 **RIE**: Receiver interrupt enable control 0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.

TIIE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.

Bit 0 **TEIE**: Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

UCR3 Register

Bit 0

Bit 1

The UCR3 register is used to enable the UART Single Wire Mode communication. As the name suggests in the single wire mode the UART communication can be implemented in one single line, RX/TX, together with the control of the RXEN and TXEN bits in the UCR2 register.

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	—	SWM
R/W	_	_	_	_	_	_	_	R/W
POR	—	—	—	—	—	_	—	0

Bit 7~1 Unimplemented, read as "0"

SWM: Single Wire Mode enable control

0: Disable, the RX/TX pin is used as UART receiver function only

1: Enable, the RX/TX pin can be used as UART receiver or transmitter function controlled by the RXEN and TXEN bits

Note that when the Single Wire Mode is enabled, if both the RXEN and TXEN bits are high, the RX/TX pin will just be used as UART receiver input.



• TXR_RXR Register

The TXR_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX/TX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

BRDH Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider high byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio. Baud Rate= $f_{\rm H}/(BRD+UMOD/8)$

BRD=16~65535 or 8~65535 depending on BRDS

- Note: 1. The BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.
 - 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
 - 3. The BRDH register should not be modified during data transmission process.

BRDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Baud rate divider low byte

The baud rate divider BRD (BRDH/BRDL) defines the UART clock divider ratio. Baud Rate= $f_{H}/(BRD+UMOD/8)$

BRD=16~65535 or 8~65535 depending on BRDS

- Note: 1. The BRD value should not be set to less than 16 when BRDS=0 or less than 8 when BRDS=1, otherwise errors may occur.
 - 2. The BRDL must be written first and then BRDH, otherwise errors may occur.
 - 3. The BRDL register should not be modified during data transmission process.

UFCR Register

The UFCR register is the FIFO control register which is used for UART modulation control, BRD range selection and trigger level selection for RXIF and interrupt.

Bit	7	6	5	4	3	2	1	0
Name	—	—	UMOD2	UMOD1	UMOD0	BRDS	RxFTR1	RxFTR0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~3 UMOD2~UMOD0: UART Modulation Control bits

The modulation control bits are used to correct the baud rate of the received or transmitted UART signal. These bits determine if the extra UART clock cycle should

be added in a UART bit time. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle.

Bit 2 BRDS: BRD range selection

0: BRD range is from 16 to 65535

1: BRD range is from 8 to 65535

The BRDS is used to control the sampling point in a UART bit time. If the BRDS bit is cleared to zero, the sampling point will be BRD/2, BRD/2+1×f_H, and BRD/2+2×f_H in a UART bit time. If the BRDS bit is set high, the sampling point will be BRD/2-1×f_H, BRD/2, and BRD/2+2×f_H in a UART bit time.

Note that the BRDS bit should not be modified during data transmission process.

Bit 1~0 **RxFTR1~RxFTR0**: Receiver FIFO trigger level (bytes)

00: 4 bytes in Receiver FIFO

01: 1 or more bytes in Receiver FIFO

10: 2 or more bytes in Receiver FIFO

11: 3 or more bytes in Receiver FIFO

For the receiver these bits define the number of received data bytes in the Receiver FIFO that will trigger the RXIF bit being set high, an interrupt will also be generated if the RIE bit is enabled. To prevent OERR from being set high, the receiver FIFO trigger level can be set to 2 bytes, avoiding an overrun state that cannot be processed by the program in time when more than 4 data bytes are received. After the reset the Receiver FIFO is empty.

RxCNT Register

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which have not been read by the MCU. This register is read only.

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	D2	D1	D0
R/W	_	—	—	—	—	R	R	R
POR	—	—	—	—	—	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 **D2~D0**: Receiver FIFO counter

The RxCNT register is the counter used to indicate the number of received data bytes in the Receiver FIFO which is not read by the MCU. When Receiver FIFO receives one byte data, the RxCNT will increase by one; when the MCU reads one byte data from the Receiver FIFO, the RxCNT will decrease by one. If there are 4 bytes of data in the Receiver FIFO, the 5th data will be saved in the shift register. If there is 6th data, the 6th data will be saved in the shift register. But the RxCNT remains the value of 4. The RxCNT will be cleared when reset occurs or UARTEN=1. This register is read only.

Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 16-bit timer, the period of which is determined by two factors. The first of these is the value placed in the BRDH/BRDL register and the second is the UART modulation control bits UMOD2~UMOD0. To prevent accumulated error of the receiver baud rate frequency, it is recommended to use two stop bits for resynchronization after each byte is received. If a baud rate BR is required with UART clock f_H.

 $f_{\rm H}\!/BR\!=\!\!Integer\ Part\!+\!Fractional\ Part$



The integer part is loaded into BRD (BRDH/BRDL). The fractional part is multiplied by 8 and rounded, then loaded into the UMOD bit field below:

BRD=TRUNC(f_H/BR)

UMOD=ROUND[MOD(f_H/BR)×8]

Therefore, the actual baud rate is calculated as follows:

Baud rate=f_H/[BRD+(UMOD/8)]

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, determine the BRDH/BRDL register value, the actual baud rate and the error value for a desired baud rate of 230400.

From the above formula, the BRD=TRUNC(f_H/BR)=TRUNC(17.36111)=17

The UMOD=ROUND[MOD(f_{\rm H}/BR) \times 8]=ROUND(0.36111 \times 8)=ROUND(2.88888)=3

The actual Baud Rate=f_H/[BRD+(UMOD/8)]=230215.83

Therefore the error is equal to (230215.83-230400)/230400=-0.08%

Modulation Control Example

To get the best-fitting bit sequence for UART modulation control bits UMOD2~UMOD0, the following algorithm can be used: Firstly, the fractional part of the theoretical division factor is multiplied by 8. Then the product will be rounded and UMOD2~UMOD0 bits will be filled with the rounded value. The UMOD2~UMOD0 will be added to internal accumulator for every UART bit time. Until a carry to bit 3, the corresponding UART bit time increases a UART clock cycle. The following is an example using the fraction 0.36111 previously calculated: UMOD[2:0]=ROUND(0.36111×8)= 011b.


Fraction Addition	Carry to Bit 3	UART Bit Time Sequence	Extra UART Clock Cycle
0000b+0011b=0011b	No	Start bit	No
0011b+0011b=0110b	No	D0	No
0110b+0011b=1001b	Yes	D1	Yes
1001b+0011b=1100b	No	D2	No
1100b+0011b=1111b	No	D3	No
1111b+0011b=0010b	Yes	D4	Yes
0010b+0011b=0101b	No	D5	No
0101b+0011b=1000b	Yes	D6	Yes
1000b+0011b=1011b	No	D7	No
1011b+0011b=1110b	No	Parity bit	No
1110b+0011b=0001b	Yes	Stop bit	Yes

Baud Rate Correction Example

The following figure presents an example using a baud rate of 230400 generated with UART clock $f_{\rm H}$. The data format for the following figure is: eight data bits, parity enabled, no address bit, two stop bits.

The following figure shows three different frames:

- The upper frame is the correct one, with a bit-length of 17.36 $f_{\rm H}$ cycles (4000000/230400=17.36).
- The middle frame uses a rough estimate, with 17 $f_{\rm H}$ cycles for the bit length.
- The lower frame shows a corrected frame using the best fit for the UART modulation control bits UMOD2~UMOD0.



UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd, mark, space or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits along with the parity are setup by programming the BNO, PRT1~PRT0 and PREN bits. The transmitter always uses two stop bits while the receiver uses one or two stop bits which is determined by the STOPS bit. The baud rate used to transmit and receive data is setup using the internal 16-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX/TX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX/TX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF as well as register RxCNT being cleared while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2, UCR3, UFCR, BRDH and BRDL registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the




setup of various bits within the UCR1 and UCR2 registers. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT1~PRT0 bits control the choice of odd, even, mark or space parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used for the receiver, while the transmitter always uses two stop bits. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only configurable for the receiver. The transmitter uses two stop bits.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
Example of 8-l	oit Data Format	S		
1	8	0	0	1 or 2
1	7	0	1	1 or 2
1	7	1	0	1 or 2
Example of 9-	oit Data Format	s		
1	9	0	0	1 or 2
1	8	0	1	1 or 2
1	8	1	0	1 or 2

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR RXR register. The data to be transmitted is loaded into this TXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared functions by configuring the corresponding pin-shared control bits.



Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT1~PRT0 and PREN bits to define the required word length and parity type. Two stop bits are used for the transmitter.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR_RXR register is empty and that other data can now be written into the TXR_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXR register will place the data into the TXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

1. A USR register access

2. A TXR_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared by the same software sequence.

Transmitting Break

If the TXBRK bit is set and the state keeps for a time greater than $(BRD+1)\times t_H$ while TIDLE=1, then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by $13\times N$ '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the



receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX/TX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX/TX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX/TX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX/TX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external RX/TX input pin, LSB first. In the read mode, the TXR_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR_RXR register is a four byte deep FIFO data buffer, where four bytes can be held in the FIFO while a fifth byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXR before the fifth byte has been completely shifted in, otherwise this fifth byte will be discarded and an overrun error OERR will be subsequently indicated. For continuous multi-byte data transmission, it is strongly recommended that the receiver uses two stop bits to avoid a receiving error caused by the accumulated error of the receiver baud rate frequency.

The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT1~PRT0, PREN and STOPS bits to define the word length and parity type and number of stop bits.
- Setup the BRDH and BRDL registers and the UMOD2~UMOD0 bits to select the desired baud rate.
- Set the RXEN bit to ensure that the RX/TX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR_RXR register has data available, the number of the available data bytes can be checked by polling the RxCNT register content.
- When the contents of the shift register have been transferred to the TXR_RXR register and Receiver FIFO trigger level is reached if the RIE bit is set, then an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register read execution

Receiving Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO plus one or two stop bits. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one or two stop bits. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bitone or two and the FERR flag will be set.



The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until one or two stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR_RXR. An overrun error can also generate an interrupt if RIE=1.

When a subroutine will be called with an execution time longer than the time for UART to receive five data bytes, if the UART received data could not be read in time during the subroutine execution, clear the RXEN bit to zero in advance to suspend data reception. If the UART interrupt could not be served in time to process the overrun error during the subroutine execution, ensure that both EMI and RXEN bits are disabled during this period, and then enable EMI and RXEN again after the subroutine execution has been completed to continue the UART data reception.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – OERR

The TXR_RXR register is composed of a four byte deep FIFO data buffer, where four bytes can be held in the FIFO register, while a fifth byte can continue to be received. Before this fifth byte has been entirely shifted in, the data should be read from the TXR_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR_RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the RIE bit is set.

When the OERR flag is set to "1", it is necessary to read five data bytes from the four-byte deep receiver FIFO and the shift register immediately to avoid unexpected errors, such as the UART is unable to receive data. If such an error occurs, clear the RXEN bit to "0" then set it to "1" again to continue data reception.

The OERR flag can be cleared by an access to the USR register followed by a read to the TXR_RXR register.



Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR_RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR_RXR register read operation.

Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively, and the flag is cleared in any reset.

Parity Error – PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd, even, mark or space, is selected. The read only PERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.

UART Interrupt Structure


Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX/TX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f_H) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX/TX pin occurs.

Note that the USR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related



interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



·

Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	9th Bit if BNO=1, 8th Bit if BNO=0	UART Interrupt Generated
0	0	\checkmark
0	1	\checkmark
1	0	×
I	1	

ADDEN	Bit Function
-------	---------------------

UART Power Down and Wake-up

When the UART clock (f_H) is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock (f_H) is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, UCR3, UFCR, RxCNT, TXR_RXR as well as the BRDH and BRDL registers will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.




The UART function contains a receiver RX/TX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the UART clock ($f_{\rm H}$) is off, then a falling edge on the RX/TX pin will trigger an RX/TX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX/TX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

Cyclic Redundancy Check – CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



CRC Block Diagram

CRC Registers

Bit Register Name 7 6 5 4 3 2 1 0 CRCCR POLY CRCIN D7 D6 D5 D4 D3 D2 D1 D0 CRCDL D7 D4 D3 D1 D6 D5 D2 D0 CRCDH D11 D9 D15 D14 D13 D12 D10 D8

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

CRC Register List



CRCCR Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	POLY
R/W	—	—	—	—	—	—	—	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY**: 16-bit CRC generating polynomial selection 0: CRC-CCITT: $X^{16}+X^{12}+X^5+1$ 1: CRC-16: $X^{16}+X^{15}+X^2+1$

CRCIN Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CRC input data register

CRCDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 16-bit CRC checksum low byte data register

CRCDH Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: 16-bit CRC checksum high byte data register

CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

- CRC-CCITT: $X^{16}+X^{12}+X^{5}+1$.
- CRC-16: $X^{16}+X^{15}+X^{2}+1$.

CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.



CRC Calculation Procedures:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

- 5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.
- 6. Repeat the procedure 2 ~ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

CRC Calculation Examples:

• Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

CRC Data Input CRC Polynomial	00H	01H	02H	03H	04H	05H	06H	07H
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	0000H	1021H	2042H	3063H	4084H	50A5H	60C6H	70E7H
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	0000H	8005H	800FH	000AH	801BH	001EH	0014H	8011H

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

CRC Data Input CRC Polynomial	CRCIN=78h→56h→34h→12h
CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1)	(CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH
CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1)	(CRCDH, CRCDL)=0110h \rightarrow 91F1h \rightarrow F2DEh \rightarrow 5C43h

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

Program Memory CRC Checksum Calculation Example:

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 5. Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.



6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.

Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enables the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.


LVDC Register

Bit	7	6	5	4	3	2	1	0				
Name	TLVD1	TLVD0	LVDO	LVDEN	—	VLVD2	VLVD1	VLVD0				
R/W	R/W	R/W	R	R/W	—	R/W	R/W	R/W				
POR	0	0	0	0	—	0	0	0				
Bit 7~6	TLVD1~	-TLVD0: S	elect Minin	num low vo	ltage width	to interrup	ot (t _{LVD})					
		~2)×t _{LIRC}			U	1						
		$\sim 4) \times t_{LIRC}$										
	$10: (7~8) \times t_{LIRC}$											
	$11: (1 \sim 2) \times t_{LIRC}$											
Bit 5	LVDO: I	LVD output	flag									
		Low Voltag										
	1: Low Voltage Detected											
Bit 4		: Low volta	ge detector	enable con	trol							
	0: Disa											
	1: Ena											
Bit 3	Unimple	mented, rea	ıd as "0"									
Bit 2~0	VLVD2~	-VLVD0: L	VD voltage	e selection								
	000: 1	.8V										
	001:2	.0V										
	010: 2	.4V										
	011:2	.7V										
	100: 3	.0V										
	101:3	.3V										
	110: 3	.6V										
	111:4.	.0V										



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 1.8V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device enters the SLEEP mode, the low voltage detector will be automatically disabled even if the LVDEN bit is set high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.




The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition, i.e., V_{DD} falls below the preset LVD voltage. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated. This will cause the device to wake up from the IDLE Mode, however if the Low Voltage Detector wake-up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.

Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Touch Key Module, Time Base, LVD, EEPROM, I²C, UART and the A/D converter.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector.





Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts. The second is the MFI0~MFI1 registers which setup the Multifunction interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INT Pin	INTE	INTF	—
Touch Key	TKME	TKMF	—
Time Base	TBnE	TBnF	n=0~1



Function	Enable Bit	Request Flag	Notes
EEPROM	DEE	DEF	—
I ² C Interface	IICE	IICF	_
UART Interface	URE	URF	—
LVD	LVE	LVF	_
A/D Converter	ADE	ADF	—
Multi-function	MFnE	MFnF	n=0~1
СТМ	CTMnPE	CTMnPF	n=0~3
CTM	CTMnAE	CTMnAF	11-0~3
PTM	PTMPE	PTMPF	
PIM	PTMAE	PTMAF	

Interrupt Register Bit Naming Conventions

Register				В	Bit						
Name	7	6	5	4	3	2	1	0			
INTEG	—	—	—	_	—	—	INTS1	INTS0			
INTC0	—	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI			
INTC1	PTMAF	PTMPF	CTM0AF	CTM0PF	PTMAE	PTMPE	CTM0AE	CTM0PE			
INTC2	LVF	URF	DEF	IICF	LVE	URE	DEE	IICE			
INTC3	MF1F	MF0F	TB1F	ADF	MF1E	MF0E	TB1E	ADE			
MFI0	CTM2AF	CTM2PF	CTM1AF	CTM1PF	CTM2AE	CTM2PE	CTM1AE	CTM1PE			
MFI1			CTM3AF	CTM3PF		_	CTM3AE	CTM3PE			

Interrupt Register List

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	INTS1	INTS0
R/W	—	—	—	—	—	_	R/W	R/W
POR	_	_	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt trigger edge selection for INT pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	TB0F	TKMF	INTF	TB0E	TKME	INTE	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 **TB0F**: Time Base 0 interrupt request flag

- 0: No request
 - 1: Interrupt request

Bit 5 **TKMF**: Touch key interrupt request flag

- 0: No request
- 1: Interrupt request



Bit 4	INTF : INT interrupt request flag
	0: No request
	1: Interrupt request
Bit 3	TB0E : Time Base 0 interrupt control
	0: Disable
	1: Enable
Bit 2	TKME: Touch key interrupt control
	0: Disable
	1: Enable
Bit 1	INTE : INT interrupt control
	0: Disable
	1: Enable
Bit 0	EMI: Global interrupt control
	0: Disable
	1: Enable

INTC1 Register

Bit	7	6	5	4	3	2	1	0		
Name	PTMAF	PTMPF	CTM0AF	CTM0PF	PTMAE	PTMPE	CTM0AE	CTM0PE		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		
Bit 7	0: No 1	PTMAF : PTM Comparator A match interrupt request flag 0: No request 1: Interrupt request								
Bit 6	PTMPF: PTM Comparator P match interrupt request flag 0: No request 1: Interrupt request									
Bit 5	CTM0AF : CTM0 Comparator A match interrupt request flag 0: No request 1: Interrupt request									
Bit 4	0: No 1	CTM0PF: CTM0 Comparator P match interrupt request flag 0: No request 1: Interrupt request								
Bit 3	PTMAE 0: Disa	PTMAE: PTM Comparator A match interrupt control 0: Disable 1: Enable								
Bit 2	0: Disa	PTMPE: PTM Comparator P match interrupt control 0: Disable 1: Enable								
Bit 1	0: Disa	CTM0AE: CTM0 Comparator A match interrupt control 0: Disable 1: Enable								
Bit 0	1: Enable CTM0PE : CTM0 Comparator P match interrupt control 0: Disable 1: Enable									
NTC2 Re	aistor									

INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	LVF	URF	DEF	IICF	LVE	URE	DEE	IICE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 LVF: LVD interrupt request flag

0: No request

1: Interrupt request

Bit 6	URF: UART interrupt request flag
	0: No request
	1: Interrupt request
Bit 5	DEF : Data EEPROM interrupt request flag
	0: No request
	1: Interrupt request
Bit 4	IICF : I ² C interrupt request flag
	0: No request
	1: Interrupt request
Bit 3	LVE: LVD Interrupt control
	0: Disable
	1: Enable
Bit 2	URE : UART interrupt control
	0: Disable
	1: Enable
Bit 1	DEE: Data EEPROM Interrupt control
	0: Disable
	1: Enable
Bit 0	IICE : I ² C interrupt control
	0: Disable
	1: Enable

INTC3 Register

Bit	7	6	5	4	3	2	1	0	
Name	MF1F	MF0F	TB1F	ADF	MF1E	MF0E	TB1E	ADE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	MF1F: Multi-function 1 interrupt request flag 0: No request 1: Interrupt request								
Bit 6	MF0F: Multi-function 0 interrupt request flag 0: No request 1: Interrupt request								
Bit 5	TB1F : Time Base 1 interrupt request flag 0: No request 1: Interrupt request								
Bit 4	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request								
Bit 3	MF1E: Multi-function 1 interrupt control 0: Disable 1: Enable								
Bit 2	MF0E: Multi-function 0 interrupt control 0: Disable 1: Enable								
Bit 1	TB1E : Time Base 1 interrupt control 0: Disable 1: Enable								
Bit 0	ADE : A/ 0: Disa 1: Ena		er interrupt	control					



MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM2AF	CTM2PF	CTM1AF	CTM1PF	CTM2AE	CTM2PE	CTM1AE	CTM1PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	 CTM2AF: CTM2 Comparator A match interrupt request flag 0: No request 1: Interrupt request Note that this bit must be cleared to zero by the application program when the interrupt is serviced. 							
Bit 6	 CTM2PF: CTM2 Comparator P match interrupt request flag 0: No request 1: Interrupt request Note that this bit must be cleared to zero by the application program when the interrup is serviced. 							he interrupt
Bit 5	 CTM1AF: CTM1 Comparator A match interrupt request flag 0: No request 1: Interrupt request Note that this bit must be cleared to zero by the application program when the interrupt is serviced. 							he interrupt
Bit 4	 CTM1PF: CTM1 Comparator P match interrupt request flag 0: No request 1: Interrupt request Note that this bit must be cleared to zero by the application program when the interrupt is serviced. 							
Bit 3	CTM2AE: CTM2 Comparator A match interrupt control 0: Disable 1: Enable							
Bit 2	CTM2PE: CTM2 Comparator P match interrupt control 0: Disable 1: Enable							
Bit 1	CTM1AE: CTM1 Comparator A match interrupt control 0: Disable 1: Enable							
Bit 0	CTM1P 0: Disa 1: Ena	able	Comparator	P match in	terrupt cont	rol		
MFI1 Register								

MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	CTM3AF	CTM3PF	—	—	CTM3AE	CTM3PE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	—	_	0	0	_	—	0	0
Bit 7~6 Unimplemented, read as "0"								

 Bit 5
 CTM3AF: CTM3 Comparator A match interrupt request flag

 0: No request
 1: Interrupt request

 Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

 Bit 4
 CTM3PF: CTM3 Comparator P match interrupt request flag

 0: No request
 1: Interrupt request



Note that this bit must be cleared to zero by the application program when the interrupt is serviced.

Bit 3~2	Unimplemented, read as "0"
Bit 1	CTM3AE: CTM3 Comparator A match interrupt control
	0: Disable
	1: Enable
Bit 0	CTM3PE: CTM3 Comparator P match interrupt control
	0: Disable
	1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Once an interrupt subroutine is serviced, all other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the interrupt structure diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge selection bits, appears on the external interrupt pin. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally, the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt

register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.


Touch Key Module Interrupt

A Touch Key interrupt request will take place when the Touch Key interrupt request flag, TMKF, is set, which occurs when the time slot counter in all the touch key modules or in touch key module 0 overflows. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. When the interrupt is enabled, the stack is not full and the Touch Key time slot counter overflow occurs, a subroutine call to the interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signals in the form of an internal interrupt. They are controlled by the overflow signal from their respective internal timers. When this happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and the Time Base enable bit, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC0} or f_{PSC1} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{PSC0} or f_{PSC1} , which in turn controls the Time Base interrupt period, is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.





• PSCnR Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	CLKSELn1	CLKSELn0
R/W	—	—	—	—	—	—	R/W	R/W
POR	—	—	—	—	—	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSELn1~CLKSELn0: Prescaler n clock source selection

1x: f_{sub}

• TBnC Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	TBnON	—	—	—	—	TBn2	TBn1	TBn0
R/W	R/W	—	—	—	—	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0
Bit 7 TBnON : Time Base n control								

I DION: TIME	D
0: Disable	

1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TBn2~TBn0**: Time Base n time-out period selection

 $\begin{array}{c} 000: 2^8/f_{PSCn} \\ 001: 2^9/f_{PSCn} \\ 010: 2^{10}/f_{PSCn} \\ 011: 2^{11}/f_{PSCn} \\ 100: 2^{12}/f_{PSCn} \\ 101: 2^{13}/f_{PSCn} \\ 110: 2^{14}/f_{PSCn} \end{array}$

 $111: 2^{15}/f_{PSCn}$

I²C Interrupt

An I²C interrupt request will take place when the I²C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the I²C Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the I²C Interrupt vector, will take place. When the interrupt is serviced, the I²C Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM erase or write cycle ends. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM erase or write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

^{00:} f_{sys} 01: f_{sys}/4



UART Interrupt

The UART Interrupt is controlled by several UART transfer conditions. When one of these conditions occurs, an interrupt pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver reaching FIFO trigger level, receiver overrun, address detect and an RX/TX pin wake-up. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and UART Interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of the conditions described above occurs, a subroutine call to the corresponding UART Interrupt vector, will take place. When the interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

LVD Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD interrupt vector will take place. When the Low Voltage Interrupt is serviced, the LVF flag will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Multi-function Interrupts

Within the device there are two Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the CTM1, CTM2 and CTM3 interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag MFnF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the related Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. However, it must be noted that, although the Multi-function Interrupt request flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.



TM Interrupts

The Compact and Periodic TMs have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. The CTM0 and PTM interrupts have their own individual interrupt vectors respectively while the CTM1, CTM2 and CTM3 interrupts are contained within the Multi-function Interrupt. For the CTMs and PTM there are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, and respective TM Interrupt enable bit must first be set for the CTM0 and PTM. However, the relevant Multi-function Interrupt enable bit, MFnE, must also be set for the CTM1, CTM2 and CTM3. When the interrupt is enabled, the stack is not full and a comparator match situation occurs, a subroutine call to the relevant Interrupt vector locations will take place. When the interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts. The CTM0 and PTM interrupt request flag will automatically be cleared. For the CTM1, CTM2 and CTM3, the related MFnF will be automatically cleared. As the CTM1, CTM2 and CTM3 interrupt request flags will not be automatically cleared, they must be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flag, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.



As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.


Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. The option must be defined for proper system function, the details of which are shown in the table.

No.	Options
	Oscillator Option
1	HIRC frequency selection – f _{HIRC} : 8MHz, 12MHz or 16MHz

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be set to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5μ s and branch or call instructions would be implemented within 1μ s. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV, SC
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV, SC
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV, SC
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV, SC
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV, SC
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV, SC, CZ
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
SBC A,x	Subtract immediate data from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV, SC, CZ
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV, SC, CZ
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operati	on		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move		·	
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Opera	tion		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m]	Skip if Data Memory is not zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Op	peration	··	
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
ITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
ITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous	; ;		
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			I
LADD A,[m]	Add Data Memory to ACC	2	Z, C, AC, OV, SC
LADDM A,[m]	Add ACC to Data Memory	2 ^{Note}	Z, C, AC, OV, SC
LADC A,[m]	Add Data Memory to ACC with Carry	2	Z, C, AC, OV, SC
LADCM A,[m]	Add ACC to Data memory with Carry	2 ^{Note}	Z, C, AC, OV, SC
LSUB A,[m]	Subtract Data Memory from ACC	2	Z, C, AC, OV, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LSBC A,[m]	Subtract Data Memory from ACC with Carry	2	Z, C, AC, OV, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	2 ^{Note}	Z, C, AC, OV, SC, CZ
LDAA [m]	Decimal adjust ACC for Addition with result in Data Memory	2 ^{Note}	С
Logic Operation	on		
LAND A,[m]	Logical AND Data Memory to ACC	2	Z
LOR A,[m]	Logical OR Data Memory to ACC	2	Z
LXOR A,[m]	Logical XOR Data Memory to ACC	2	Z
LANDM A,[m]	Logical AND ACC to Data Memory	2 ^{Note}	Z
LORM A,[m]	Logical OR ACC to Data Memory	2 ^{Note}	Z
LXORM A,[m]	Logical XOR ACC to Data Memory	2 ^{Note}	Z
LCPL [m]	Complement Data Memory	2 ^{Note}	Z
LCPLA [m]	Complement Data Memory with result in ACC	2	Z
Increment & D	Decrement		
LINCA [m]	Increment Data Memory with result in ACC	2	Z
LINC [m]	Increment Data Memory	2 ^{Note}	Z
LDECA [m]	Decrement Data Memory with result in ACC	2	Z
LDEC [m]	Decrement Data Memory	2 ^{Note}	Z
Rotate			·
LRRA [m]	Rotate Data Memory right with result in ACC	2	None
LRR [m]	Rotate Data Memory right	2 ^{Note}	None
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC	2	С
LRRC [m]	Rotate Data Memory right through Carry	2 ^{Note}	С
LRLA [m]	Rotate Data Memory left with result in ACC	2	None
LRL [m]	Rotate Data Memory left	2 ^{Note}	None
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC	2	С
LRLC [m]	Rotate Data Memory left through Carry	2 ^{Note}	С
Data Move			
LMOV A,[m]	Move Data Memory to ACC	2	None
LMOV [m],A	Move ACC to Data Memory	2 ^{Note}	None
Bit Operation	· · ·		
LCLR [m].i	Clear bit of Data Memory	2 ^{Note}	None
LSET [m].i	Set bit of Data Memory	2 ^{Note}	None



Mnemonic	Description	Cycles	Flag Affected
Branch			
LSZ [m]	Skip if Data Memory is zero	2 ^{Note}	None
LSZA [m]	Skip if Data Memory is zero with data movement to ACC	2 ^{Note}	None
LSNZ [m]	Skip if Data Memory is not zero	2 ^{Note}	None
LSZ [m].i	Skip if bit i of Data Memory is zero	2 ^{Note}	None
LSNZ [m].i	Skip if bit i of Data Memory is not zero	2 ^{Note}	None
LSIZ [m]	Skip if increment Data Memory is zero	2 ^{Note}	None
LSDZ [m]	Skip if decrement Data Memory is zero	2 ^{Note}	None
LSIZA [m]	Skip if increment Data Memory is zero with result in ACC	2 ^{Note}	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC	2 ^{Note}	None
Table Read			
LTABRD [m]	Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LTABRDL [m]	Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
LITABRD [m]	Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory	3 ^{Note}	None
LITABRDL [m]	Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory	3 ^{Note}	None
Miscellaneous	3		
LCLR [m]	Clear Data Memory	2 ^{Note}	None
LSET [m]	Set Data Memory	2 ^{Note}	None
LSWAP [m]	Swap nibbles of Data Memory	2 ^{Note}	None
LSWAPA [m]	Swap nibbles of Data Memory with result in ACC	2	None

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

2. Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C, SC
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C, SC
AND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
AND A,x	Logical AND immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bit wise logical AND
2 comption	operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC$ "AND" x
Affected flag(s)	Z



ANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "AND" [m]$
Affected flag(s)	Z
CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m] Description	Clear Data Memory Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
Threeted hug(b)	
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$
	$PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow [m]$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement).
	Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC \leftarrow [m]
Affected flag(s)	Z
	-



DAA [m] Description	Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
DEC [m] Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. [m] ← [m] - 1 Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Ζ



JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Ζ
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
ORM A,[m] Description	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR



RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter ← Stack EMI ← 1
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	С



RLCA [m] Description	Rotate Data Memory left through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ $ACC.7 \leftarrow [m].0$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	C [m].o
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ



Operation Affected flag(s) $ACC \leftarrow ACC - [m] - C$ $OV, Z, AC, C, SC, CZSBCM A,[m]DescriptionSubtract Data Memory from ACC with Carry and result in Data MemoryThe contents of the specified Data Memory and the complement of the carry flag aresubtracted from the Accumulator. The result is stored in the Data Memory. Note that if theresult of subtraction is negative, the C flag will be cleared to 0, otherwise if the result ispositive or zero, the C flag will be set to 1.Operation[m] \leftarrow ACC - [m] - CAffected flag(s)OV, Z, AC, C, SC, CZSDZ [m]Skip if decrement Data Memory is 0$
DescriptionThe contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.Operation $[m] \leftarrow ACC - [m] - C$ Affected flag(s)OV, Z, AC, C, SC, CZ
subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. Operation [m] ← ACC - [m] - C Affected flag(s) OV, Z, AC, C, SC, CZ
Affected flag(s) OV, Z, AC, C, SC, CZ
SDZ [m] Skip if decrement Data Memory is 0
Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation $[m] \leftarrow [m] - 1$ Skip if $[m]=0$
Affected flag(s) None
SD74 [m] Shin if doment Data Memory is zero with result in ACC
SDZA [m]Skip if decrement Data Memory is zero with result in ACCDescriptionThe contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0
Operation $ACC \leftarrow [m] - 1$ Skip if ACC=0
Affected flag(s) None
SET [m] Set Data Memory
Description Each bit of the specified Data Memory is set to 1.
Operation $[m] \leftarrow FFH$
Affected flag(s) None
SET [m].iSet bit of Data MemoryDescriptionBit i of the specified Data Memory is set to 1.Operation[m].i ← 1Affected flag(s)None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
SNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m]≠0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



SUB A,x Description	Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C
Operation	flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – x
Affected flag(s)	OV, Z, AC, C, SC, CZ
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0\leftrightarrow[m].7\sim[m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written back to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m]	Read table (specific page) to TBLH and Data Memory
Description	The low byte of the program code (specific page) addressed by the table pointer (TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
ITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data Memory Description Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
ITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z
2.7	



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.		
LADC A,[m]	Add Data Memory to ACC with Carry	
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.	
Operation	$ACC \leftarrow ACC + [m] + C$	
Affected flag(s)	OV, Z, AC, C, SC	
LADCM A,[m]	Add ACC to Data Memory with Carry	
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.	
Operation	$[m] \leftarrow ACC + [m] + C$	
Affected flag(s)	OV, Z, AC, C, SC	
LADD A,[m]	Add Data Memory to ACC	
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.	
Operation	$ACC \leftarrow ACC + [m]$	
Affected flag(s)	OV, Z, AC, C, SC	
LADDM A,[m]	Add ACC to Data Memory	
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.	
Operation	$[m] \leftarrow ACC + [m]$	
Affected flag(s)	OV, Z, AC, C, SC	
LAND A,[m]	Logical AND Data Memory to ACC	
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.	
Operation	$ACC \leftarrow ACC "AND" [m]$	
Affected flag(s)	Z	
LANDM A,[m]	Logical AND ACC to Data Memory	
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical AND operation. The result is stored in the Data Memory.	
Operation	$[m] \leftarrow ACC "AND" [m]$	
Affected flag(s)	Z	



LCLR [m] Description Operation Affected flag(s)	Clear Data Memory Each bit of the specified Data Memory is cleared to 0. [m] ← 00H None
LCLR [m].i Description	Clear bit of Data Memory Bit i of the specified Data Memory is cleared to 0.
Operation Affected flag(s)	$[m].i \leftarrow 0$ None
LCPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation Affected flag(s)	$[m] \leftarrow [m]$ Z
LCPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
LDAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
LDEC [m] Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. [m] ← [m] - 1 Z



LDECA [m] Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
LINC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
LINCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the
	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
LMOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	None
LMOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	[m] ← ACC
Affected flag(s)	None
U()	
LOR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise
	logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
LORM A,[m] Description	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
Description	operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z



LRL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
LRLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	None
LRLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
LRLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces
	the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in
	theAccumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i=0~6)
	$ACC.0 \leftarrow C$
Affected floo(a)	$C \leftarrow [m].7$
Affected flag(s)	C
LRR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$
Affected floor(a)	$[m].7 \leftarrow [m].0$
Affected flag(s)	None



LRRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	None
LRRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
LRRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6) ACC.7 \leftarrow C
Affected flag(s)	$C \leftarrow [m].0$ C
Affected flag(s)	
LSBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - C$
Affected flag(s)	OV, Z, AC, C, SC, CZ



LSDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] - 1 Skip if [m]=0
Affected flag(s)	None
LSDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	ACC ← [m] - 1 Skip if ACC=0
Affected flag(s)	None
LSET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
LSET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None
LSIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m]=0
Affected flag(s)	None



LSIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	ACC ← [m] + 1 Skip if ACC=0
Affected flag(s)	None
LSNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m].i \neq 0$
Affected flag(s)	None
LSNZ [m]	Skip if Data Memory is not 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m] \neq 0$
Affected flag(s)	None
LSUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ
LSUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C, SC, CZ



DescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged.Operation $[m], 3-[m], 0 \leftrightarrow [m], 7-[m], 4$ Affected flag(s)NoneLSWAPA [m]Swap nibbles of Data Memory with result in ACCDescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.OperationACC.3-ACC.0 $\leftarrow [m], 7-[m], 4$ ACC.7-ACC.4 $\leftarrow [m], 3-[m], 0$ Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction.OperationSkip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction. If the result is not 0 the program proceeds with the following instruction.OperationAkip if [m]=0Affected flag(s)NoneLSZ [m],1Skip if i of Data Memory is 0OperationAkip if [m]=0Affected flag(s)NoneLSZ [m],1Skip if i bi to a dummy instruction. If the result is not 0 the program proceeds with the following instruction. If the result is not 0 the program proceeds with the following instruction. If the result is not 0 the program proceeds with the following instruction. If the result is not 0 the instruction is facthed, it is	LSWAP [m]	Swap nibbles of Data Memory
Affected flag(s)NoneLSWAPA [m]Swap nibbles of Data Memory with result in ACCDescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.OperationACC.3-ACC.0 \leftarrow [m],7-[m].4 ACC.7-ACC.4 \leftarrow [m].3-[m].0Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is fetched, it is a three cycle instruction.OperationACC \leftarrow [m] Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction.OperationACC \leftarrow [m] Skip if Data Memory is 0OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m]Skip if bit i of Data Memory is 0OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m], ISkip if bit i of Data Memory is 0Descriptio	Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
LSWAPA [m]Swap nibbles of Data Memory with result in ACCDescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.OperationACC.3-ACC.0 \leftarrow [m],7-[m].4 ACC.7-ACC.4 \leftarrow [m],3-[m].0Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is fetched, it is a three cycle instruction.OperationACC - [m] Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction.OperationACC + [m] Skip if [m]=0Affected flag(s)NoneLSZ [m].Skip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is skipped. As this requires the inser	-	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
DescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.OperationACC.3-ACC.0 \leftarrow [m].7-[m].4 ACC.7-ACC.4 \leftarrow [m].3-[m].0Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction.UperationACC \leftarrow [m] Skip if Data Memory is 0LSZA [m]Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction. If the result is not 0 the program proceeds with the following instruction. If the result is stipped. As this requires the instruction. If the result is not 0, the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requi	Affected flag(s)	None
DescriptionThe low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.OperationACC.3-ACC.0 \leftarrow [m].7-[m].4 ACC.7-ACC.4 \leftarrow [m].3-[m].0Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction.UperationACC \leftarrow [m] Skip if Data Memory is 0LSZA [m]Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction. If the result is not 0 the program proceeds with the following instruction. If the result is stipped. As this requires the instruction. If the result is not 0, the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requi	LSWAPA [m]	Swap nibbles of Data Memory with result in ACC
ACC.7-ACC.4 \leftarrow [m].3-[m].0Affected flag(s)NoneLSZ [m]Skip if Data Memory is 0DescriptionThe contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if [m]=0Affected flag(s)NoneLSZA [m]Skip if Data Memory is 0 with data movement to ACC The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is fetched, it is a three cycle instruction.OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZA [m]Skip if Data Memory is 0 with data movement to ACC The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if bit i of Data Memory is 0LSZ [m],iSkip if bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction.OperationACC \leftarrow [m] Skip if bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction.OperationSkip if bit i of Data Memory is 0, the following instruction.OperationSkip if in j=0 <td></td> <td>The low-order and high-order nibbles of the specified Data Memory are interchanged. The</td>		The low-order and high-order nibbles of the specified Data Memory are interchanged. The
LSZ [m] Skip if Data Memory is 0 Description The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. Operation Skip if [m]=0 Affected flag(s) None LSZA [m] Skip if Data Memory is 0 with data movement to ACC Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is skipped. As this requires the insertion of a dummy instruction. Operation ACC ← [m] Skip if fit i of Data Memory is 0 LSZ [m].I Skip if bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction. Operation ACC ← [m] Skip if bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction. Description If bit i of Data Memory is 0 Description If bit i of bata Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the resu	Operation	
Description The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. Operation Skip if [m]=0 Affected flag(s) None LSZA [m] Skip if Data Memory is 0 with data movement to ACC Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. Operation ACC ← [m] Skip if [m]=0 Affected flag(s) None None LSZ [m]. Skip if is to i Data Memory is 0 the following instruction. If the result is not 0 the program proceeds with the following instruction. If the result is not 0 the program proceeds with the following instruction. If bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction. Operation Skip if [m]=0 Affected flag(s) None LSZ [m].i <td>Affected flag(s)</td> <td>None</td>	Affected flag(s)	None
Description The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. Operation Skip if [m]=0 Affected flag(s) None LSZA [m] Skip if Data Memory is 0 with data movement to ACC Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction. Operation ACC ← [m] Skip if [m]=0 Affected flag(s) None None LSZ [m]. Skip if is to i Data Memory is 0 the following instruction. If the result is not 0 the program proceeds with the following instruction. If the result is not 0 the program proceeds with the following instruction. If bit i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction. Operation Skip if [m]=0 Affected flag(s) None LSZ [m].i <td>I SZ [m]</td> <td>Skin if Data Memory is 0</td>	I SZ [m]	Skin if Data Memory is 0
skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationSkip if $[m]=0$ Affected flag(s)NoneLSZA [m]Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data Memory TBL pi is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (low by		
Affected flag(s)NoneLSZA [m]Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data MemoryDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (low byte) TBLH \leftarrow program code (low byte)	-	skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the
LSZA [m]Skip if Data Memory is 0 with data movement to ACCDescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.OperationACC \leftarrow [m] Skip if [m]=0Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m]=0Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data Memory DescriptionDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (low byte) TBLH \leftarrow program code (low byte)	Operation	Skip if [m]=0
DescriptionThe contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.Operation $ACC \leftarrow [m]$ Skip if $[m]=0$ Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0 If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if jill i of Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0 Affected flag(s)Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data Memory DescriptionDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (high byte)	Affected flag(s)	None
the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the following instruction.Operation $ACC \leftarrow [m]$ $Skip if [m]=0$ Affected flag(s)NoneLSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data Memory DescriptionDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (low byte)	LSZA [m]	Skip if Data Memory is 0 with data movement to ACC
Affected flag(s) Skip if [m]=0 Affected flag(s) None LSZ [m].i Skip if bit i of Data Memory is 0 Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction. Operation Skip if [m].i=0 Affected flag(s) None LTABRD [m] Read table (specific page) to TBLH and Data Memory Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. Operation [m] ← program code (low byte) TBLH ← program code (high byte)	Description	the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the
LSZ [m].iSkip if bit i of Data Memory is 0DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data MemoryDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (high byte)	Operation	
DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data MemoryDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (high byte)	Affected flag(s)	None
DescriptionIf bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if [m].i=0Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data MemoryDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (high byte)	1071.1	
the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.OperationSkip if $[m].i=0$ Affected flag(s)NoneLTABRD [m]Read table (specific page) to TBLH and Data MemoryDescriptionThe low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.Operation[m] \leftarrow program code (low byte) TBLH \leftarrow program code (high byte)		
Affected flag(s) None LTABRD [m] Read table (specific page) to TBLH and Data Memory Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. Operation [m] ← program code (low byte) TBLH ← program code (high byte)	Description	the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle
LTABRD [m] Read table (specific page) to TBLH and Data Memory Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. Operation [m] ← program code (low byte) TBLH ← program code (high byte)	Operation	Skip if [m].i=0
Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. Operation [m] ← program code (low byte) TBLH ← program code (high byte)	Affected flag(s)	None
Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. Operation [m] ← program code (low byte) TBLH ← program code (high byte)	I TABRD [m]	Read table (specific page) to TBLH and Data Memory
$TBLH \leftarrow program \ code \ (high \ byte)$		The low byte of the program code (specific page) addressed by the table pointer (TBHP and
	Operation	
	Affected flag(s)	

BS86C12CA Touch A/D Flash MCU with LED Driver



LTABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved
	to the specified Data Memory and the high byte moved to TBLH.
Operation	$[m] \leftarrow program code (low byte)$
	$TBLH \leftarrow program \ code \ (high \ byte)$
Affected flag(s)	None
LITABRD [m]	Increment table pointer low byte first and read table (specific page) to TBLH and Data
	Memory
Description	Increment table pointer low byte, TBLP, first and then the program code (specific page) addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
operation	TBLH \leftarrow program code (high byte)
Affected flag(s)	None
LITABRDL [m]	Increment table pointer low byte first and read table (last page) to TBLH and Data Memory
Description	Increment table pointer low byte, TBLP, first and then the low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte)
	TBLH ← program code (high byte)
Affected flag(s)	None
LXOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
LXORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



24-pin SOP (300mil) Outline Dimensions



Е




Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.406 BSC	
В		0.295 BSC	
С	0.012	_	0.020
C'	0.606 BSC		
D	_	—	0.104
E	0.050 BSC		
F	0.004	—	0.012
G	0.016	_	0.050
Н	0.008		0.013
α	0°		8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		10.30 BSC	
В		7.50 BSC	
С	0.31	_	0.51
C'	15.40 BSC		
D	_	_	2.65
E	1.27 BSC		
F	0.10	—	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



24-pin SSOP (150mil) Outline Dimensions



E





Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
А		0.236 BSC		
В		0.154 BSC		
С	0.008	—	0.012	
C'		0.341 BSC		
D	_	—	0.069	
E	0.025 BSC			
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A		6.00 BSC	
В		3.90 BSC	
С	0.20	—	0.30
C'	8.66 BSC		
D	—	—	1.75
E	0.635 BSC		
F	0.10	_	0.25
G	0.41	—	1.27
Н	0.10	—	0.25
α	0°	_	8°



28-pin SOP (300mil) Outline Dimensions









Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A		0.406 BSC	
В		0.295 BSC	
С	0.012	_	0.020
C'	0.705 BSC		
D	—	_	0.104
E	0.050 BSC		
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008		0.013
α	0°	—	8°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A		10.30 BSC	
В		7.50 BSC	
С	0.31	_	0.51
C'	17.90 BSC		
D	—	_	2.65
E	1.27 BSC		
F	0.10	_	0.30
G	0.40	—	1.27
Н	0.20	_	0.33
α	0°		8°



28-pin SSOP (150mil) Outline Dimensions





Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
А		0.236 BSC		
В		0.154 BSC		
С	0.008	—	0.012	
C'		0.390 BSC		
D	_	_	0.069	
E		0.025 BSC		
F	0.004	_	0.010	
G	0.016	—	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A		6.00 BSC	
В		3.90 BSC	
С	0.20 — 0.30		
C'	9.90 BSC		
D	—	—	1.75
E	0.635 BSC		
F	0.10	—	0.25
G	0.41	—	1.27
Н	0.10	—	0.25
α	0°		8°



Copyright[©] 2024 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.